5秒后页面跳转
SN74ALVTH16374DLG4 PDF预览

SN74ALVTH16374DLG4

更新时间: 2024-11-23 05:17:43
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器触发器逻辑集成电路光电二极管输出元件信息通信管理
页数 文件大小 规格书
21页 550K
描述
2.5-V/3.3-V 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SN74ALVTH16374DLG4 技术参数

是否Rohs认证:符合生命周期:Obsolete
零件包装代码:SSOP包装说明:PLASTIC, SSOP-48
针数:48Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.48
Is Samacsys:N其他特性:ALSO OPERATES AT 3.3V SUPPLY
系列:ALVTJESD-30 代码:R-PDSO-G48
长度:15.875 mm负载电容(CL):30 pF
逻辑集成电路类型:BUS DRIVER最大频率@ Nom-Sup:150000000 Hz
最大I(ol):0.024 A位数:8
功能数量:2端口数量:2
端子数量:48最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:SSOP封装等效代码:SSOP48,.4
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, SHRINK PITCH
包装方法:TUBE峰值回流温度(摄氏度):NOT SPECIFIED
电源:2.5/3.3 VProp。Delay @ Nom-Sup:3.8 ns
传播延迟(tpd):3.8 ns认证状态:Not Qualified
座面最大高度:2.79 mm子类别:FF/Latches
最大供电电压 (Vsup):2.7 V最小供电电压 (Vsup):2.3 V
标称供电电压 (Vsup):2.5 V表面贴装:YES
技术:BICMOS温度等级:INDUSTRIAL
端子形式:GULL WING端子节距:0.635 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:POSITIVE EDGE宽度:7.49 mm
Base Number Matches:1

SN74ALVTH16374DLG4 数据手册

 浏览型号SN74ALVTH16374DLG4的Datasheet PDF文件第2页浏览型号SN74ALVTH16374DLG4的Datasheet PDF文件第3页浏览型号SN74ALVTH16374DLG4的Datasheet PDF文件第4页浏览型号SN74ALVTH16374DLG4的Datasheet PDF文件第5页浏览型号SN74ALVTH16374DLG4的Datasheet PDF文件第6页浏览型号SN74ALVTH16374DLG4的Datasheet PDF文件第7页 
SN54ALVTH16374, SN74ALVTH16374  
2.5-V/3.3-V 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCES068GJUNE 1996REVISED NOVEMBER 2006  
FEATURES  
SN54ALVTH16374...WD PACKAGE  
SN74ALVTH16374...DGG, DGV, OR DL PACKAGE  
(TOP VIEW)  
State-of-the-Art Advanced BiCMOS  
Technology (ABT) Widebus™ Design for 2.5-V  
and 3.3-V Operation and Low Static Power  
Dissipation  
1CLK  
1D1  
1D2  
GND  
1D3  
1D4  
VCC  
1
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
26  
25  
1OE  
1Q1  
1Q2  
GND  
1Q3  
1Q4  
VCC  
2
Support Mixed-Mode Signal Operation  
3
(5-V Input and Output Voltages With 2.3-V to  
4
3.6-V VCC  
)
5
Typical VOLP (Output Ground Bounce) <0.8 V  
at VCC = 3.3 V, TA = 25°C  
6
7
High Drive (–24/24 mA at 2.5-V VCC and –32/64  
mA at 3.3-V )  
8
1Q5  
1Q6  
GND  
1Q7  
1Q8  
2Q1  
2Q2  
GND  
2Q3  
2Q4  
VCC  
1D5  
1D6  
GND  
1D7  
1D8  
2D1  
2D2  
GND  
2D3  
2D4  
VCC  
9
Power Off Disables Outputs, Permitting Live  
Insertion  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
High-Impedance State During Power Up and  
Power Down Prevents Driver Conflict  
Uses Bus Hold on Data Inputs in Place of  
External Pullup/Pulldown Resistors to Prevent  
the Bus From Floating  
Auto3-State Eliminates Bus Current Loading  
When Output Exceeds VCC + 0.5 V  
2Q5  
2Q6  
GND  
2Q7  
2Q8  
2OE  
2D5  
2D6  
GND  
2D7  
2D8  
2CLK  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
ESD Protection  
Exceeds 2000 V Per MIL-STD-883, Method  
3015  
Exceeds 200 V Using Machine Model  
Exceeds 1000 V Using Charged-Device  
Model, Robotic Method  
Flow-Through Architecture Facilitates Printed  
Circuit Board Layout  
Distributed VCC and GND Pin Configuration  
Minimizes High-Speed Switching Noise  
Package Options Include Plastic Shrink  
Small-Outline (DL), Thin Shrink Small-Outline  
(DGG), Thin Very Small-Outline (DGV)  
Packages, and 380-mil Fine-Pitch Ceramic Flat  
(WD) Package  
DESCRIPTION/ORDERING INFORMATION  
The 'ALVTH16374 devices are 16-bit edge-triggered D-type flip-flops with 3-state outputs designed for 2.5-V or  
3.3-V VCC operation, but with the capability to provide a TTL interface to a 5-V system environment. These  
devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and  
working registers.  
These devices can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock  
(CLK), the flip-flops store the logic levels set up at the data (D) inputs.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus is a trademark of Texas Instruments.  
UNLESS OTHERWISE NOTED this document contains  
Copyright © 1996–2006, Texas Instruments Incorporated  
PRODUCTION DATA information current as of publication date.  
Products conform to specifications per the terms of Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  

与SN74ALVTH16374DLG4相关器件

型号 品牌 获取价格 描述 数据表
SN74ALVTH16374DLR TI

获取价格

2.5-V/3.3-V 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74ALVTH16374DLRG4 TI

获取价格

2.5-V/3.3-V 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74ALVTH16374GR TI

获取价格

2.5-V/3.3-V 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74ALVTH16374KR TI

获取价格

2.5-V/3.3-V 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74ALVTH16374VR TI

获取价格

2.5-V/3.3-V 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74ALVTH16501 TI

获取价格

2.5-V/3.3-V 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SN74ALVTH16501DGG TI

获取价格

2.5-V/3.3-V 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SN74ALVTH16501DGGR TI

获取价格

ALVT SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, TSSOP-56
SN74ALVTH16501DGV TI

获取价格

2.5-V/3.3-V 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SN74ALVTH16501DGVR TI

获取价格

ALVT SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, TVSOP-56