5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> SN74ALVCHR16601L
SN74ALVCHR16601L PDF预览

SN74ALVCHR16601L

更新时间： 2024-11-06 13:13:47
品牌 Logo 应用领域
德州仪器 - TI 总线收发器输出元件
页数 文件大小 规格书
9页 132K
描述
IC ALVC/VCX/A SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, 0.300 INCH, PLASTIC, SSOP-56, Bus Driver/Transceiver

阅读下载

中文翻译

获取价格

SN74ALVCHR16601L 技术参数

生命周期：Obsolete零件包装代码：SSOP
包装说明：0.300 INCH, PLASTIC, SSOP-56针数：56
Reach Compliance Code：unknown风险等级：5.5
Is Samacsys：N系列：ALVC/VCX/A
JESD-30 代码：R-PDSO-G56长度：18.415 mm
逻辑集成电路类型：REGISTERED BUS TRANSCEIVER位数：18
功能数量：1端口数量：2
端子数量：56最高工作温度：85 °C
最低工作温度：-40 °C输出特性：3-STATE WITH SERIES RESISTOR
输出极性：TRUE封装主体材料：PLASTIC/EPOXY
封装代码：SSOP封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, SHRINK PITCH传播延迟（tpd）：6.3 ns
认证状态：Not Qualified座面最大高度：2.79 mm
最大供电电压 (Vsup)：3.6 V最小供电电压 (Vsup)：1.65 V
标称供电电压 (Vsup)：1.8 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子形式：GULL WING端子节距：0.635 mm
端子位置：DUAL宽度：7.5 mm
Base Number Matches：1

SN74ALVCHR16601L 数据手册

 浏览型号SN74ALVCHR16601L的Datasheet PDF文件第2页浏览型号SN74ALVCHR16601L的Datasheet PDF文件第3页浏览型号SN74ALVCHR16601L的Datasheet PDF文件第4页浏览型号SN74ALVCHR16601L的Datasheet PDF文件第5页浏览型号SN74ALVCHR16601L的Datasheet PDF文件第6页浏览型号SN74ALVCHR16601L的Datasheet PDF文件第7页 
SN74ALVCHR16601  
18-BIT UNIVERSAL BUS TRANSCEIVER  
WITH 3-STATE OUTPUTS  
SCES123G – SEPTEMBER 1997 – REVISED JUNE 1999  
DGG, DGV, OR DL PACKAGE  
(TOP VIEW)  
Member of the Texas Instruments  
Widebus Family  
EPIC (Enhanced-Performance Implanted  
CMOS) Submicron Process  
OEAB  
LEAB  
A1  
1
56 CLKENAB  
55 CLKAB  
54 B1  
2
UBT (Universal Bus Transceiver)  
3
Combines D-Type Latches and D-Type  
Flip-Flops for Operation in Transparent,  
Latched, Clocked, or Clock-Enabled Mode  
4
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
GND  
A2  
A3  
GND  
B2  
B3  
5
6
Output Ports Have Equivalent 26-Ω Series  
Resistors, So No External Resistors Are  
Required  
7
V
V
CC  
A4  
CC  
8
B4  
B5  
B6  
GND  
B7  
9
A5  
A6  
GND  
A7  
A8  
A9  
A10  
A11  
A12  
GND  
A13  
A14  
A15  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015; Exceeds 200 V  
Using Machine Model (C = 200 pF, R = 0)  
B8  
B9  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
B10  
B11  
B12  
GND  
B13  
B14  
B15  
Bus Hold on Data Inputs Eliminates the  
Need for External Pullup/Pulldown  
Resistors  
Package Options Include Plastic Thin  
Shrink Small-Outline (DGG), Thin Very  
Small-Outline (DGV), and 300-mil Shrink  
Small-Outline (DL) Packages  
V
V
CC  
CC  
NOTE: For tape and reel order entry:  
The DGGR package is abbreviated to GR,  
the DGVR package is abbreviated to VR, and  
the DLR package is abbreviated to LR.  
A16  
A17  
GND  
A18  
OEBA  
LEBA  
B16  
B17  
GND  
B18  
CLKBA  
CLKENBA  
description  
This 18-bit universal bus transceiver is designed  
for 1.65-V to 3.6-V V  
operation.  
CC  
The SN74ALVCHR16601 combines D-type latches and D-type flip-flops to allow data flow in transparent,  
latched, clocked, and clock-enabled modes.  
Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA),  
and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (CLKENAB and  
CLKENBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When  
LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored  
in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is low, the outputs are active. When  
OEAB is high, the outputs are in the high-impedance state.  
Data flow for B to A is similar to that of A to B, but uses OEBA, LEBA, CLKBA, and CLKENBA.  
The outputs include equivalent 26-Ω series resistors to reduce overshoot and undershoot.  
To ensure the high-impedance state during power up or power down, OE should be tied to V through a pullup  
CC  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus, EPIC, and UBT are trademarks of Texas Instruments Incorporated.  
Copyright 1999, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...9

中文翻译

下载PDF

与SN74ALVCHR16601L相关器件

型号 品牌 获取价格 描述 数据表
SN74ALVCHR16601LR TI

获取价格

 		18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS
SN74ALVCHR16601VR TI

获取价格

 		18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS
SN74ALVCHS162830 TI

获取价格

 		1-BIT TO 2-BIT ADDRESS DRIVER WITH 3-STATE OUTPUTS
SN74ALVCHS162830A TI

获取价格

 		具有总线保持和三态输出的 18 通道、2.3V 至 3.6V 缓冲器
SN74ALVCHS162830DBB TI

获取价格

 		1-BIT TO 2-BIT ADDRESS DRIVER WITH 3-STATE OUTPUTS
SN74ALVCHS162830DBBR TI

获取价格

 		1-Bit to 2-Bit Address Driver With 3-State Outputs 80-TSSOP -40 to 85
SN74ALVCHS162830GR TI

获取价格

 		具有总线保持和三态输出的 18 通道、2.3V 至 3.6V 缓冲器 | DBB | 80
SN74ALVT TI

获取价格

 		Pocket Data Book
SN74ALVTH162244 TI

获取价格

 		2.5-V/3.3-V 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74ALVTH162244DGG TI

获取价格

 		2.5-V/3.3-V 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

与SN74ALVCHR16601L相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证