5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> SN74ALVCH373DW
SN74ALVCH373DW PDF预览

SN74ALVCH373DW

更新时间： 2024-09-28 23:09:43
品牌 Logo 应用领域
德州仪器 - TI 锁存器输出元件
页数 文件大小 规格书
12页 213K
描述
OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

SN74ALVCH373DW 数据手册

 浏览型号SN74ALVCH373DW的Datasheet PDF文件第2页浏览型号SN74ALVCH373DW的Datasheet PDF文件第3页浏览型号SN74ALVCH373DW的Datasheet PDF文件第4页浏览型号SN74ALVCH373DW的Datasheet PDF文件第5页浏览型号SN74ALVCH373DW的Datasheet PDF文件第6页浏览型号SN74ALVCH373DW的Datasheet PDF文件第7页 
ꢀꢁ ꢂꢃ ꢄꢅꢆ ꢇꢈ ꢉꢂ ꢉ  
ꢊ ꢇꢋꢄꢅ ꢋ ꢌꢄꢁꢀ ꢍꢄꢌꢎ ꢁꢋ ꢏꢐꢋ ꢑꢍ ꢎ ꢅꢄꢋꢇ ꢈ  
ꢒ ꢓꢋ ꢈ ꢉ ꢐꢀꢋꢄꢋ ꢎ ꢊ ꢔꢋ ꢍꢔ ꢋꢀ  
SCES116G − JULY 1997 − REVISED AUGUST 2003  
DGV, DW, OR PW PACKAGE  
(TOP VIEW)  
D
D
D
D
Operates From 1.65 V to 3.6 V  
Max t of 3.3 ns at 3.3 V  
pd  
24-mA Output Drive at 3.3 V  
OE  
1Q  
1D  
2D  
2Q  
3Q  
3D  
4D  
4Q  
V
CC  
1
2
3
4
5
6
7
8
9
20  
19 8Q  
18 8D  
17 7D  
16 7Q  
15 6Q  
14 6D  
13 5D  
12 5Q  
11 LE  
Bus Hold on Data Inputs Eliminates the  
Need for External Pullup/Pulldown  
Resistors  
D
D
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
ESD Protection Exceeds JESD 22  
− 2000-V Human-Body Model (A114-A)  
− 200-V Machine Model (A115-A)  
GND 10  
− 1000-V Charged-Device Model (C101)  
description/ordering information  
This octal transparent D-type latch is designed for 1.65-V to 3.6-V V  
operation.  
CC  
The SN74ALVCH373 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus  
drivers, and working registers. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs.  
When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.  
A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high  
or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive  
the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus  
lines without interface or pullup components.  
OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered  
while the outputs are in the high-impedance state.  
To ensure the high-impedance state during power up or power down, OE should be tied to V  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
through a pullup  
CC  
Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors  
with the bus-hold circuitry is not recommended.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
†
PACKAGE  
T
A
Tube  
SN74ALVCH373DW  
SN74ALVCH373DWR  
SN74ALVCH373PWR  
SN74ALVCH373DGVR  
SN74ALVCH373GQNR  
SN74ALVCH373ZQNR  
SOIC − DW  
ALVCH373  
Tape and reel  
Tape and reel  
Tape and reel  
TSSOP − PW  
TVSOP − DGV  
VB373  
VB373  
−40°C to 85°C  
VFBGA − GQN  
Tape and reel  
VB373  
VFBGA − ZQN (Pb-free)  
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are  
available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
ꢍ
ꢍ
ꢌ
ꢊ
ꢤ
ꢏ
ꢟ
ꢔ
ꢇ
ꢝ
ꢋ
ꢞ
ꢓ
ꢘ
ꢊ
ꢖ
ꢁ
ꢗ
ꢏ
ꢄ
ꢋ
ꢄ
ꢕ
ꢖ
ꢠ
ꢗ
ꢘ
ꢞ
ꢙ
ꢚ
ꢛ
ꢛ
ꢜ
ꢜ
ꢕ
ꢕ
ꢘ
ꢘ
ꢖ
ꢖ
ꢕ
ꢝ
ꢝ
ꢡ
ꢞ
ꢟ
ꢙ
ꢙ
ꢠ
ꢠ
ꢖ
ꢜ
ꢛ
ꢚ
ꢝ
ꢝ
ꢘ
ꢗ
ꢡ
ꢋꢠ  
ꢟ
ꢢ
ꢝ
ꢣ
ꢕ
ꢞ
ꢛ
ꢝ
ꢜ
ꢕ
ꢜ
ꢘ
ꢙ
ꢖ
ꢟ
ꢤ
ꢛ
ꢖ
ꢜ
ꢜ
ꢠ
ꢝ
ꢥ
Copyright 2003, Texas Instruments Incorporated  
ꢙ
ꢘ
ꢞ
ꢜ
ꢘ
ꢙ
ꢚ
ꢜ
ꢘ
ꢝ
ꢡ
ꢕ
ꢗ
ꢕ
ꢞ
ꢠ
ꢙ
ꢜ
ꢦ
ꢜ
ꢠ
ꢙ
ꢘ
ꢗ
ꢧ
ꢛ
ꢓ
ꢖ
ꢚ
ꢠ
ꢝ
ꢜ
ꢛ
ꢖ
ꢤ
ꢛ
ꢙ
ꢤ
ꢨ
ꢛ
ꢜ ꢠ ꢝ ꢜꢕ ꢖꢪ ꢘꢗ ꢛ ꢣꢣ ꢡꢛ ꢙ ꢛ ꢚ ꢠ ꢜ ꢠ ꢙ ꢝ ꢥ  
ꢙ
ꢙ
ꢛ
ꢖ
ꢜ
ꢩ
ꢥ
ꢍ
ꢙ
ꢘ
ꢤ
ꢟ
ꢞ
ꢜ
ꢕ
ꢘ
ꢖ
ꢡ
ꢙ
ꢘ
ꢞ
ꢠ
ꢝ
ꢝ
ꢕ
ꢖ
ꢪ
ꢤ
ꢘ
ꢠ
ꢝ
ꢖ
ꢘ
ꢜ
ꢖ
ꢠ
ꢞꢠ  
ꢝ
ꢝ
ꢛ
ꢙ
ꢕ
ꢣ
ꢩ
ꢕ
ꢖ
ꢞ
ꢣ
ꢟ
ꢤ
ꢠ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...12

中文翻译

下载PDF

SN74ALVCH373DW 替代型号

型号 品牌 替代类型 描述 数据表
SN74ALVCH373DWE4 TI

类似代替

 ALVC/VCX/A SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, GREEN, PLASTIC, SOIC-20
SN74ALVCH373DWRE4 TI

类似代替

 ALVC/VCX/A SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, GREEN, PLASTIC, SOIC-20
SN74ALVCH373DWR TI

类似代替

 OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

与SN74ALVCH373DW相关器件

型号 品牌 获取价格 描述 数据表
SN74ALVCH373DWE4 TI

获取价格

 		ALVC/VCX/A SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, GREEN, PLASTIC, SOIC-20
SN74ALVCH373DWG4 TI

获取价格

 		ALVC/VCX/A SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, GREEN, PLASTIC, SOIC-20
SN74ALVCH373DWR TI

获取价格

 		OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS
SN74ALVCH373DWRE4 TI

获取价格

 		ALVC/VCX/A SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, GREEN, PLASTIC, SOIC-20
SN74ALVCH373GQNR TI

获取价格

 		OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS
SN74ALVCH373PW TI

获取价格

 		OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS
SN74ALVCH373PWR TI

获取价格

 		OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS
SN74ALVCH373ZQNR TI

获取价格

 		OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS
SN74ALVCH374 TI

获取价格

 		OCTAL POSITIVE EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
SN74ALVCH374_16 TI

获取价格

 		OCTAL POSITIVE EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

与SN74ALVCH373DW相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证