5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> SN74ALVCH16973DGGR
SN74ALVCH16973DGGR PDF预览

SN74ALVCH16973DGGR

更新时间： 2024-11-18 05:29:35
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器触发器锁存器逻辑集成电路光电二极管
页数 文件大小 规格书
13页 186K
描述
8-BIT BUS TRANSCEIVER AND TRANSPARENT D-TYPE LATCH WITH FOUR INDEPENDENT BUFFERS

阅读下载

中文翻译

获取价格

SN74ALVCH16973DGGR 技术参数

是否无铅：不含铅是否Rohs认证：符合
生命周期：Active零件包装代码：TSSOP
包装说明：TSSOP-48针数：48
Reach Compliance Code：compliantECCN代码：EAR99
HTS代码：8542.39.00.01Factory Lead Time：1 week
风险等级：1.58Is Samacsys：N
控制类型：COMMON CONTROL计数方向：BIDIRECTIONAL
系列：ALVC/VCX/AJESD-30 代码：R-PDSO-G48
JESD-609代码：e4长度：12.5 mm
逻辑集成电路类型：BUS TRANSCEIVER最大I（ol）：0.024 A
湿度敏感等级：1位数：8
功能数量：1端口数量：2
端子数量：48最高工作温度：85 °C
最低工作温度：-40 °C输出特性：3-STATE
输出极性：TRUE封装主体材料：PLASTIC/EPOXY
封装代码：TSSOP封装等效代码：TSSOP48,.3,20
封装形状：RECTANGULAR封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法：TR峰值回流温度（摄氏度）：260
电源：3.3 V最大电源电流（ICC）：0.03 mA
Prop。Delay @ Nom-Sup：3 ns传播延迟（tpd）：3.3 ns
认证状态：Not Qualified施密特触发器：No
座面最大高度：1.2 mm子类别：Bus Driver/Transceivers
最大供电电压 (Vsup)：3.6 V最小供电电压 (Vsup)：1.65 V
标称供电电压 (Vsup)：1.8 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)端子形式：GULL WING
端子节距：0.5 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED翻译：N/A
宽度：6.1 mmBase Number Matches：1

SN74ALVCH16973DGGR 数据手册

 浏览型号SN74ALVCH16973DGGR的Datasheet PDF文件第2页浏览型号SN74ALVCH16973DGGR的Datasheet PDF文件第3页浏览型号SN74ALVCH16973DGGR的Datasheet PDF文件第4页浏览型号SN74ALVCH16973DGGR的Datasheet PDF文件第5页浏览型号SN74ALVCH16973DGGR的Datasheet PDF文件第6页浏览型号SN74ALVCH16973DGGR的Datasheet PDF文件第7页 
SN74ALVCH16973  
8-BIT BUS TRANSCEIVER AND TRANSPARENT D-TYPE LATCH  
WITH FOUR INDEPENDENT BUFFERS  
www.ti.com  
SCES435B–APRIL 2003–REVISED SEPTEMBER 2004  
FEATURES  
DGG, DGV, OR DL PACKAGE  
•
•
•
•
Member of the Texas Instruments Widebus™  
Family  
(TOP VIEW)  
1
48 DIR  
47 B1  
46  
TOE  
D1  
Bus Hold on Data Inputs Eliminates the Need  
for External Pullup/Pulldown Resistors  
2
3
Q1  
A1  
GND  
Y1  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
4
45 GND  
44 B2  
5
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
6
43 Q2  
A2  
7
42  
41  
40  
39  
V
CC  
V
CC  
8
B3  
Q3  
GND  
D2  
A3  
GND  
Y2  
A4  
D3  
– 1000-V Charged-Device Model (C101)  
9
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
DESCRIPTION/ORDERING INFORMATION  
38 B4  
37 Q4  
36 B5  
This device contains four independent noninverting  
buffers and an 8-bit noninverting bus transceiver and  
D-type latch, designed for 1.65-V to 3.6-V VCC  
operation.  
35  
34  
33  
32  
31  
30  
29  
28  
27  
26  
25  
Q5  
GND  
B6  
A5  
GND  
Y3  
The SN74ALVCH16973 is particularly suitable for  
demultiplexing an address/data bus into a dedicated  
address bus and dedicated data bus. The device is  
used where there is asynchronous bidirectional  
communication between the A and B data bus, and  
the address signals are latched and buffered on the  
Q bus. The control-function implementation minimizes  
external timing requirements.  
Q6  
A6  
V
CC  
V
CC  
B7  
Q7  
GND  
Q8  
B8  
D4  
A7  
GND  
A8  
Y4  
LE  
LOE  
This device can be used as one 4-bit buffer, one 8-bit  
transceiver, or one 8-bit latch. It allows data  
transmission from the A bus to the B bus or from the  
B bus to the A bus, depending on the logic level at  
the direction-control (DIR) input. The transceiver  
output-enable (TOE) input can be used to disable the  
transceivers so that the A and B buses effectively are  
isolated.  
ORDERING INFORMATION  
TA  
PACKAGE(1)  
ORDERABLE PART NUMBER  
SN74ALVCH16973DL  
TOP-SIDE MARKING  
Tube  
SSOP - DL  
ALVCH16973  
Tape and reel  
SN74ALVCH16973DLR  
SN74ALVCH16973DGGR  
SN74ALVCH16973DGVR  
-40°C to 85°C  
TSSOP - DGG  
TVSOP - DGV  
Tape and reel  
Tape and reel  
ALVCH16973  
VH973  
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at  
www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus is a trademark of Texas Instruments.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 2003–2004, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
1234567...13

中文翻译

下载PDF

与SN74ALVCH16973DGGR相关器件

型号 品牌 获取价格 描述 数据表
SN74ALVCH16973DGVR TI

获取价格

 		8-BIT BUS TRANSCEIVER AND TRANSPARENT D-TYPE LATCH WITH FOUR INDEPENDENT BUFFERS
SN74ALVCH16973DL TI

获取价格

 		8-BIT BUS TRANSCEIVER AND TRANSPARENT D-TYPE LATCH WITH FOUR INDEPENDENT BUFFERS
SN74ALVCH16973DLR TI

获取价格

 		8-BIT BUS TRANSCEIVER AND TRANSPARENT D-TYPE LATCH WITH FOUR INDEPENDENT BUFFERS
SN74ALVCH244 TI

获取价格

 		OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74ALVCH244_07 TI

获取价格

 		OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74ALVCH244DGV TI

获取价格

 		OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74ALVCH244DGVR TI

获取价格

 		OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74ALVCH244DW TI

获取价格

 		OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74ALVCH244DWE4 TI

获取价格

 		OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74ALVCH244DWG4 TI

获取价格

 		OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

与SN74ALVCH16973DGGR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证