5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> SN74ALVCH16823DGVR
SN74ALVCH16823DGVR PDF预览

SN74ALVCH16823DGVR

更新时间： 2024-11-18 11:07:03
品牌 Logo 应用领域
德州仪器 - TI 驱动光电二极管逻辑集成电路触发器总线驱动器总线收发器
页数 文件大小 规格书
10页 140K
描述
具有三态输出的 18 位总线接口触发器 | DGV | 56 | -40 to 85

阅读下载

中文翻译

获取价格

SN74ALVCH16823DGVR 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Active零件包装代码：SSOP
包装说明：TSSOP, TSSOP56,.25,16针数：56
Reach Compliance Code：compliantECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：1.52
控制类型：INDEPENDENT CONTROL计数方向：UNIDIRECTIONAL
系列：ALVC/VCX/AJESD-30 代码：R-PDSO-G56
JESD-609代码：e4长度：11.3 mm
负载电容（CL）：50 pF逻辑集成电路类型：BUS DRIVER
最大频率@ Nom-Sup：150000000 Hz最大I（ol）：0.024 A
湿度敏感等级：1位数：9
功能数量：2端口数量：2
端子数量：56最高工作温度：85 °C
最低工作温度：-40 °C输出特性：3-STATE
输出极性：TRUE封装主体材料：PLASTIC/EPOXY
封装代码：TSSOP封装等效代码：TSSOP56,.25,16
封装形状：RECTANGULAR封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法：TR峰值回流温度（摄氏度）：260
电源：3.3 V最大电源电流（ICC）：0.04 mA
Prop。Delay @ Nom-Sup：3.5 ns传播延迟（tpd）：5.8 ns
认证状态：Not Qualified座面最大高度：1.2 mm
子类别：FF/Latches最大供电电压 (Vsup)：3.6 V
最小供电电压 (Vsup)：1.65 V标称供电电压 (Vsup)：1.8 V
表面贴装：YES技术：CMOS
温度等级：INDUSTRIAL端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式：GULL WING端子节距：0.4 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
翻译：N/A触发器类型：POSITIVE EDGE
宽度：4.4 mmBase Number Matches：1

SN74ALVCH16823DGVR 数据手册

 浏览型号SN74ALVCH16823DGVR的Datasheet PDF文件第2页浏览型号SN74ALVCH16823DGVR的Datasheet PDF文件第3页浏览型号SN74ALVCH16823DGVR的Datasheet PDF文件第4页浏览型号SN74ALVCH16823DGVR的Datasheet PDF文件第5页浏览型号SN74ALVCH16823DGVR的Datasheet PDF文件第6页浏览型号SN74ALVCH16823DGVR的Datasheet PDF文件第7页 
SN74ALVCH16823  
18-BIT BUS-INTERFACE FLIP-FLOP  
WITH 3-STATE OUTPUTS  
SCES038D – JULY 1995 – REVISED FEBRUARY 1999  
DGG OR DL PACKAGE  
(TOP VIEW)  
Member of the Texas Instruments  
Widebus Family  
EPIC (Enhanced-Performance Implanted  
CMOS) Submicron Process  
1CLR  
1OE  
1Q1  
GND  
1Q2  
1Q3  
1CLK  
1CLKEN  
1D1  
GND  
1D2  
1
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
2
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015; Exceeds 200 V  
Using Machine Model (C = 200 pF, R = 0)  
3
4
5
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
1D3  
6
V
V
7
CC  
CC  
1Q4  
1Q5  
1Q6  
GND  
1Q7  
1Q8  
1Q9  
2Q1  
2Q2  
2Q3  
GND  
2Q4  
2Q5  
2Q6  
1D4  
1D5  
1D6  
GND  
1D7  
1D8  
1D9  
2D1  
2D2  
2D3  
GND  
2D4  
2D5  
2D6  
8
Bus Hold on Data Inputs Eliminates the  
Need for External Pullup/Pulldown  
Resistors  
9
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
Package Options Include Plastic 300-mil  
Shrink Small-Outline (DL) and Thin Shrink  
Small-Outline (DGG) Packages  
description  
This 18-bit bus-interface flip-flop is designed for  
1.65-V to 3.6-V V operation.  
CC  
The SN74ALVCH16823 features 3-state outputs  
designed specifically for driving highly capacitive  
or relatively low-impedance loads. This device is  
particularly suitable for implementing wider buffer  
registers, I/O ports, bidirectional bus drivers with  
parity, and working registers.  
V
V
CC  
CC  
2Q7  
2Q8  
GND  
2Q9  
2OE  
2CLR  
2D7  
2D8  
GND  
2D9  
2CLKEN  
2CLK  
The SN74ALVCH16823 can be used as two 9-bit  
flip-flops or one 18-bit flip-flop. With the  
clock-enable (CLKEN) input low, the D-type  
flip-flops enter data on the low-to-high transitions  
of the clock. Taking CLKEN high disables the  
clock buffer, thus latching the outputs. Taking the  
clear (CLR) input low causes the Q outputs to go  
low independently of the clock.  
A buffered output-enable (OE) input can be used to place the nine outputs in either a normal logic state (high  
or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive  
thebuslinessignificantly. Thehigh-impedancestateandincreaseddriveprovidethecapabilitytodrivebuslines  
without need for interface or pullup components.  
The output-enable (OE) input does not affect the internal operation of the flip-flops. Old data can be retained  
or new data can be entered while the outputs are in the high-impedance state.  
To ensure the high-impedance state during power up or power down, OE should be tied to V through a pullup  
CC  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.  
The SN74ALVCH16823 is characterized for operation from –40°C to 85°C.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC and Widebus are trademarks of Texas Instruments Incorporated.  
Copyright 1999, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...10

中文翻译

下载PDF

与SN74ALVCH16823DGVR相关器件

型号 品牌 获取价格 描述 数据表
SN74ALVCH16823DL TI

获取价格

 		18-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS
SN74ALVCH16823DLG4 TI

获取价格

 		SN74ALVCH16823DLG4
SN74ALVCH16823DLR TI

获取价格

 		18-Bit Bus-Interface Flip-Flop With 3-State Outputs 56-SSOP -40 to 85
SN74ALVCH16825 TI

获取价格

 		18-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74ALVCH16825DGG TI

获取价格

 		18-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74ALVCH16825DGGR TI

获取价格

 		Member of the Texas Instruments Widebus
SN74ALVCH16825DL TI

获取价格

 		18-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74ALVCH16825DLR TI

获取价格

 		ALVC/VCX/A SERIES, DUAL 9-BIT DRIVER, TRUE OUTPUT, PDSO56, 0.300 INCH, GREEN, PLASTIC, SSO
SN74ALVCH16827 TI

获取价格

 		20-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74ALVCH16827DGG TI

获取价格

 		20-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

与SN74ALVCH16823DGVR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证