5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> SN74ALVCH16282
SN74ALVCH16282 PDF预览

SN74ALVCH16282

更新时间： 2024-11-19 23:09:43
品牌 Logo 应用领域
德州仪器 - TI 输出元件
页数 文件大小 规格书
10页 143K
描述
18-BIT TO 36-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

SN74ALVCH16282 数据手册

 浏览型号SN74ALVCH16282的Datasheet PDF文件第2页浏览型号SN74ALVCH16282的Datasheet PDF文件第3页浏览型号SN74ALVCH16282的Datasheet PDF文件第4页浏览型号SN74ALVCH16282的Datasheet PDF文件第5页浏览型号SN74ALVCH16282的Datasheet PDF文件第6页浏览型号SN74ALVCH16282的Datasheet PDF文件第7页 
SN74ALVCH16282  
18-BIT TO 36-BIT REGISTERED BUS EXCHANGER  
WITH 3-STATE OUTPUTS  
SCES036D – JULY 1995 – REVISED MARCH 2000  
DBB PACKAGE  
(TOP VIEW)  
Member of the Texas Instruments  
Widebus Family  
EPIC (Enhanced-Performance Implanted  
CMOS) Submicron Process  
1
80  
79  
78  
77  
76  
75  
74  
73  
72  
71  
70  
69  
68  
67  
66  
65  
64  
63  
62  
61  
60  
59  
58  
57  
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
V
V
CC  
CC  
2
GND  
2B9  
1B9  
2B8  
GND  
1B8  
2B7  
1B7  
GND  
1B10  
2B10  
1B11  
GND  
2B11  
1B12  
2B12  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015; Exceeds 200 V  
Using Machine Model (C = 200 pF, R = 0)  
3
4
5
Latch-up Performance Exceeds 250 mA Per  
JESD 17  
6
7
8
Bus Hold on Data Inputs Eliminates the  
Need for External Pullup/Pulldown  
Resistors  
9
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
V
V
CC  
CC  
2B6  
1B6  
2B5  
1B5  
GND  
2B4  
1B4  
2B3  
1B3  
1B13  
2B13  
1B14  
2B14  
GND  
1B15  
2B15  
1B16  
2B16  
Packaged in Thin Very Small-Outline  
Package  
NOTE: For tape and reel order entry:  
The DBBR package is abbreviated to GR.  
description  
The SN74ALVCH16282 is an 18-bit to 36-bit  
registered bus exchanger designed for 1.65-V to  
3.6-V V  
operation.  
CC  
V
V
CC  
CC  
GND  
2B2  
1B2  
2B1  
1B1  
GND  
1B17  
2B17  
1B18  
2B18  
This device is intended for use in applications in  
which data must be transferred from a narrow  
high-speed bus to a wide lower-frequency bus. It  
is designed specifically for low-voltage (3.3-V)  
V
operation.  
CC  
V
V
CC  
A1  
CC  
The device provides synchronous data exchange  
between the two ports. Data is stored in the  
internal registers on the low-to-high transition of  
the clock (CLK) input. For data transfer in the  
B-to-A direction, the select (SEL) input selects 1B  
or 2B data for the A outputs.  
A18  
A17  
A16  
GND  
A15  
A14  
A13  
A2  
A3  
GND  
A4  
A5  
A6  
For data transfer in the A-to-B direction, a  
two-stage pipeline is provided in the 1B path, with  
a single storage register in the 2B path. Data flow  
is controlled by the active-low output enable (OE)  
and the DIR input. The DIR control pin is  
registered to synchronize the bus direction  
changes with the clock.  
V
V
CC  
A7  
CC  
A12  
A11  
A10  
GND  
OE  
A8  
A9  
GND  
CLK  
SEL  
DIR  
Active bus-hold circuitry is provided to hold  
unused or floating data inputs at a valid logic level.  
The SN74ALVCH16282 is characterized for  
operation from –40°C to 85°C.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC and Widebus are trademarks of Texas Instruments.  
Copyright 2000, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...10

中文翻译

下载PDF

与SN74ALVCH16282相关器件

型号 品牌 获取价格 描述 数据表
SN74ALVCH162820 TI

获取价格

 		3.3-V 10-BIT FLIP-FLOP WITH DUAL OUTPUTS AND 3-STATE OUTPUTS
SN74ALVCH162820_15 TI

获取价格

 		3.3-V 10-BIT FLIP-FLOP WITH DUAL OUTPUTS AND 3-STATE OUTPUTS
SN74ALVCH162820DGG TI

获取价格

 		3.3-V 10-BIT FLIP-FLOP WITH DUAL OUTPUTS AND 3-STATE OUTPUTS
SN74ALVCH162820DGGR TI

获取价格

 		3.3-V 10-Bit Flip-Flop With Dual Outputs And 3-State Outputs 56-TSSOP -40 to 85
SN74ALVCH162820DL TI

获取价格

 		3.3-V 10-BIT FLIP-FLOP WITH DUAL OUTPUTS AND 3-STATE OUTPUTS
SN74ALVCH162820DLR TI

获取价格

 		ALVC/VCX/A SERIES, 10-BIT DRIVER, TRUE OUTPUT, PDSO56, GREEN, PLASTIC, SSOP-56
SN74ALVCH162820GR TI

获取价格

 		ALVC/VCX/A SERIES, 10-BIT DRIVER, TRUE OUTPUT, PDSO56, GREEN, PLASTIC, TSSOP-56
SN74ALVCH162827 TI

获取价格

 		20-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74ALVCH162827_08 TI

获取价格

 		20-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74ALVCH162827DGG TI

获取价格

 		20-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

与SN74ALVCH16282相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证