5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> SN74ALVCH162525DGG
SN74ALVCH162525DGG PDF预览

SN74ALVCH162525DGG

更新时间： 2024-09-13 23:09:43
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器逻辑集成电路光电二极管输出元件
页数 文件大小 规格书
11页 169K
描述
18-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

SN74ALVCH162525DGG 技术参数

是否Rohs认证： 符合生命周期：Obsolete
零件包装代码：TSSOP包装说明：0.300 INCH, PLASTIC, TSSOP-56
针数：56Reach Compliance Code：compliant
HTS代码：8542.39.00.01Factory Lead Time：1 week
风险等级：5.5Is Samacsys：N
其他特性：WITH CLOCK ENABLE FOR EACH REGISTER; IN B TO A PATH FOUR STAGE PIPELINE IS PROVIDED系列：ALVC/VCX/A
JESD-30 代码：R-PDSO-G56JESD-609代码：e4
长度：14 mm负载电容（CL）：50 pF
逻辑集成电路类型：REGISTERED BUS TRANSCEIVER湿度敏感等级：1
位数：18功能数量：1
端口数量：2端子数量：56
最高工作温度：85 °C最低工作温度：-40 °C
输出特性：3-STATE WITH SERIES RESISTOR输出极性：TRUE
封装主体材料：PLASTIC/EPOXY封装代码：TSSOP
封装形状：RECTANGULAR封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度（摄氏度）：260传播延迟（tpd）：5.5 ns
认证状态：Not Qualified座面最大高度：1.2 mm
最大供电电压 (Vsup)：3.6 V最小供电电压 (Vsup)：1.65 V
标称供电电压 (Vsup)：1.8 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子面层：NICKEL PALLADIUM GOLD端子形式：GULL WING
端子节距：0.5 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：6.1 mm
Base Number Matches：1

SN74ALVCH162525DGG 数据手册

 浏览型号SN74ALVCH162525DGG的Datasheet PDF文件第2页浏览型号SN74ALVCH162525DGG的Datasheet PDF文件第3页浏览型号SN74ALVCH162525DGG的Datasheet PDF文件第4页浏览型号SN74ALVCH162525DGG的Datasheet PDF文件第5页浏览型号SN74ALVCH162525DGG的Datasheet PDF文件第6页浏览型号SN74ALVCH162525DGG的Datasheet PDF文件第7页 
SN74ALVCH162525  
18-BIT REGISTERED BUS TRANSCEIVER  
WITH 3-STATE OUTPUTS  
SCES058F – NOVEMBER 1995 – REVISED SEPTEMBER 1999  
DGG OR DL PACKAGE  
(TOP VIEW)  
Member of the Texas Instruments  
Widebus Family  
EPIC (Enhanced-Performance Implanted  
CMOS) Submicron Process  
1
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
CLKENAB  
OEAB  
A1  
SEL  
CLKAB  
B1  
GND  
B2  
2
B-Port Outputs Have Equivalent 26-Ω  
Series Resistors, So No External Resistors  
Are Required  
3
4
GND  
A2  
A3  
5
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015; Exceeds 200 V  
Using Machine Model (C = 200 pF, R = 0)  
6
B3  
7
V
V
CC  
A4  
CC  
8
B4  
B5  
B6  
GND  
B7  
9
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
A5  
A6  
GND  
A7  
A8  
A9  
A10  
A11  
A12  
GND  
A13  
A14  
A15  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
Bus Hold on Data Inputs Eliminates the  
Need for External Pullup/Pulldown  
Resistors  
B8  
B9  
Package Option Includes Plastic 300-mil  
Shrink Small-Outline (DL) and Thin Shrink  
Small-Outline (DGG) Packages  
B10  
B11  
B12  
GND  
B13  
B14  
B15  
NOTE: For tape and reel order entry:  
The DGGR package is abbreviated to GR.  
description  
This 18-bit universal bus transceiver is designed  
V
V
CC  
CC  
for 1.65-V to 3.6-V V  
operation.  
CC  
A16  
A17  
GND  
A18  
B16  
B17  
GND  
B18  
CLK1BA  
CLK2BA  
Data flow in each direction is controlled by  
output-enable (OEAB and OEBA) and  
clock-enable (CLKENAB and CLKENBA) inputs.  
For the A-to-B data flow, the data flows through a  
single register. The B-to-A data can flow through  
a four-stage pipeline register path, or through a  
single register path, depending on the state of the  
select (SEL) input.  
OEBA  
CLKENBA  
Data is stored in the internal registers on the low-to-high transition of the clock (CLK) input, provided that the  
appropriate CLKEN inputs are low. The A-to-B data transfer is synchronized to the CLKAB input, and B-to-A  
data transfer is synchronized with the CLK1BA and CLK2BA inputs.  
The B outputs, which are designed to sink up to 12 mA, include equivalent 26-Ω resistors to reduce overshoot  
and undershoot.  
To ensure the high-impedance state during power up or power down, OE should be tied to V through a pullup  
CC  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.  
The SN74ALVCH162525 is characterized for operation from –40°C to 85°C.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC and Widebus are trademarks of Texas Instruments Incorporated.  
Copyright 1999, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...11

中文翻译

下载PDF

与SN74ALVCH162525DGG相关器件

型号 品牌 获取价格 描述 数据表
SN74ALVCH162525DGGR TI

获取价格

 		18-Bit Registered Transceiver With 3-State Outputs 56-TSSOP -40 to 85
SN74ALVCH162525DL TI

获取价格

 		18-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS
SN74ALVCH16260 TI

获取价格

 		12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH WITH 3-STATE OUTPUTS
SN74ALVCH162601 TI

获取价格

 		18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS
SN74ALVCH162601DGG TI

获取价格

 		18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS
SN74ALVCH162601DGGR TI

获取价格

 		18-Bit Universal Bus Transceiver With 3-State Outputs 56-TSSOP -40 to 85
SN74ALVCH162601DL TI

获取价格

 		18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS
SN74ALVCH162601DLR TI

获取价格

 		18-Bit Universal Bus Transceiver With 3-State Outputs 56-SSOP -40 to 85
SN74ALVCH162601GR TI

获取价格

 		18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS
SN74ALVCH16260DGG TI

获取价格

 		12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH WITH 3-STATE OUTPUTS

与SN74ALVCH162525DGG相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证