5秒后页面跳转
SN74ALVC16835DGGR PDF预览

SN74ALVC16835DGGR

更新时间: 2024-11-23 05:24:55
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器输出元件
页数 文件大小 规格书
18页 497K
描述
18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

SN74ALVC16835DGGR 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:TSSOP
包装说明:TSSOP, TSSOP56,.3,20针数:56
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:0.84控制类型:ENABLE LOW
计数方向:UNIDIRECTIONAL系列:ALVC/VCX/A
JESD-30 代码:R-PDSO-G56JESD-609代码:e4
长度:14 mm负载电容(CL):50 pF
逻辑集成电路类型:BUS DRIVER最大I(ol):0.024 A
湿度敏感等级:1位数:18
功能数量:1端口数量:2
端子数量:56最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP56,.3,20
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法:TR峰值回流温度(摄氏度):260
电源:3.3 V最大电源电流(ICC):0.04 mA
Prop。Delay @ Nom-Sup:4.5 ns传播延迟(tpd):5.5 ns
认证状态:Not Qualified座面最大高度:1.2 mm
子类别:Bus Driver/Transceiver最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):1.65 V标称供电电压 (Vsup):1.8 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.5 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
翻译:N/A宽度:6.1 mm

SN74ALVC16835DGGR 数据手册

 浏览型号SN74ALVC16835DGGR的Datasheet PDF文件第2页浏览型号SN74ALVC16835DGGR的Datasheet PDF文件第3页浏览型号SN74ALVC16835DGGR的Datasheet PDF文件第4页浏览型号SN74ALVC16835DGGR的Datasheet PDF文件第5页浏览型号SN74ALVC16835DGGR的Datasheet PDF文件第6页浏览型号SN74ALVC16835DGGR的Datasheet PDF文件第7页 
SN74ALVC16835  
18-BIT UNIVERSAL BUS DRIVER  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCES125JFEBRUARY 1998REVISED NOVEMBER 2004  
FEATURES  
DGG, DGV, OR DL PACKAGE  
(TOP VIEW)  
Member of the Texas Instruments Widebus™  
Family  
1
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
NC  
NC  
GND  
NC  
Operates From 1.65 V to 3.6 V  
Max tpd of 2 ns at 3.3 V  
2
3
Y1  
GND  
Y2  
A1  
GND  
A2  
±24-mA Output Drive at 3.3 V  
4
Ideal for Use in PC100 Register DIMM,  
Revision 1.1  
5
6
Y3  
A3  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
7
V
CC  
V
CC  
8
Y4  
Y5  
Y6  
GND  
Y7  
Y8  
A4  
A5  
A6  
GND  
A7  
9
ESD Protection Exceeds JESD 22  
- 2000-V Human-Body Model (A114-A)  
- 200-V Machine Model (A115-A)  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
- 1000-V Charged-Device Model (C101)  
A8  
DESCRIPTION/ORDERING INFORMATION  
Y9  
A9  
Y10  
Y11  
Y12  
GND  
Y13  
Y14  
Y15  
A10  
A11  
A12  
GND  
A13  
A14  
A15  
This 18-bit universal bus driver is designed for 1.65-V  
to 3.6-V VCC operation.  
Data flow from  
A to Y is controlled by the  
output-enable (OE) input. The device operates in the  
transparent mode when the latch-enable (LE) input is  
high. The A data is latched if the clock (CLK) input is  
held at a high or low logic level. If LE is low, the A  
data is stored in the latch/flip-flop on the low-to-high  
transition of CLK. When OE is high, the outputs are in  
the high-impedance state.  
V
CC  
V
CC  
Y16  
Y17  
GND  
Y18  
OE  
A16  
A17  
GND  
A18  
CLK  
GND  
To ensure the high-impedance state during power up  
or power down, OE should be tied to VCC through a  
pullup resistor; the minimum value of the resistor is  
determined by the current-sinking capability of the  
driver.  
LE  
NC − No internal connection  
ORDERING INFORMATION  
TA  
PACKAGE(1)  
ORDERABLE PART NUMBER  
SN74ALVC16835DL  
TOP-SIDE MARKING  
Tube  
SSOP - DL  
ALVC16835  
Tape and reel  
Tape and reel  
Tape and reel  
SN74ALVC16835DLR  
SN74ALVC16835DGGR  
SN74ALVC16835DGVR  
SN74ALVC16835GQLR  
SN74ALVC16835ZQLR  
TSSOP - DGG  
ALVC16835  
VC835  
-40°C to 85°C  
TVSOP - DGV  
VFBGA - GQL  
Tape and reel  
VC835  
VFBGA - ZQL (Pb-free)  
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at  
www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus is a trademark of Texas Instruments.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 1998–2004, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  

SN74ALVC16835DGGR 替代型号

型号 品牌 替代类型 描述 数据表
PI74ALVC16835AX PERICOM

功能相似

Bus Driver, ALVC/VCX/A Series, 1-Func, 18-Bit, True Output, CMOS, PDSO56, 0.240 INCH, 1.10
SN74ALVCH16835DGG TI

功能相似

18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
SN74ALVC16835DGG TI

功能相似

18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

与SN74ALVC16835DGGR相关器件

型号 品牌 获取价格 描述 数据表
SN74ALVC16835DGV TI

获取价格

18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
SN74ALVC16835DGVR TI

获取价格

18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
SN74ALVC16835DL TI

获取价格

18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
SN74ALVC16835DLG4 TI

获取价格

18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
SN74ALVC16835DLR TI

获取价格

18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
SN74ALVC16835GQLR TI

获取价格

18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
SN74ALVC16835ZQLR TI

获取价格

18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
SN74ALVC16841DGGR TI

获取价格

ALVC/VCX/A SERIES, DUAL 10-BIT DRIVER, TRUE OUTPUT, PDSO56
SN74ALVC16841DLR TI

获取价格

ALVC/VCX/A SERIES, DUAL 10-BIT DRIVER, TRUE OUTPUT, PDSO56
SN74ALVC16843 TI

获取价格

16-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS