5秒后页面跳转
SN74ALVC10DGVR PDF预览

SN74ALVC10DGVR

更新时间: 2024-11-18 13:13:47
品牌 Logo 应用领域
德州仪器 - TI 输入元件
页数 文件大小 规格书
7页 112K
描述
Triple 3-Input Positive-NAND Gate 14-TVSOP -40 to 85

SN74ALVC10DGVR 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Active零件包装代码:SOIC
包装说明:TSSOP, TSSOP14,.25针数:14
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:1.53Is Samacsys:N
系列:ALVC/VCX/AJESD-30 代码:R-PDSO-G14
JESD-609代码:e4长度:3.6 mm
负载电容(CL):50 pF逻辑集成电路类型:NAND GATE
最大I(ol):0.024 A湿度敏感等级:1
功能数量:3输入次数:3
端子数量:14最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP14,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法:TR峰值回流温度(摄氏度):260
电源:3.3 V最大电源电流(ICC):0.01 mA
Prop。Delay @ Nom-Sup:3 ns传播延迟(tpd):4.8 ns
认证状态:Not Qualified施密特触发器:NO
座面最大高度:1.2 mm子类别:Gates
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):1.65 V
标称供电电压 (Vsup):1.8 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.4 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:4.4 mm
Base Number Matches:1

SN74ALVC10DGVR 数据手册

 浏览型号SN74ALVC10DGVR的Datasheet PDF文件第2页浏览型号SN74ALVC10DGVR的Datasheet PDF文件第3页浏览型号SN74ALVC10DGVR的Datasheet PDF文件第4页浏览型号SN74ALVC10DGVR的Datasheet PDF文件第5页浏览型号SN74ALVC10DGVR的Datasheet PDF文件第6页浏览型号SN74ALVC10DGVR的Datasheet PDF文件第7页 
SN74ALVC10  
TRIPLE 3-INPUT POSITIVE-NAND GATE  
SCES106D – JULY 1997 – REVISED OCTOBER 1998  
D, DGV, OR PW PACKAGE  
(TOP VIEW)  
EPIC (Enhanced-Performance Implanted  
CMOS) Submicron Process  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015; Exceeds 200 V  
Using Machine Model (C = 200 pF, R = 0)  
1A  
1B  
2A  
2B  
2C  
V
CC  
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
1C  
1Y  
3C  
3B  
3A  
3Y  
Latch-Up Performance Exceeds 250 mA  
Per JESD 17  
Package Options Include Plastic  
Small-Outline (D), Thin Very Small-Outline  
(DGV), and Thin Shrink Small-Outline (PW)  
Packages  
2Y  
GND  
8
description  
This triple 3-input positive-NAND gate is designed for 1.65-V to 3.6-V V  
operation.  
CC  
The SN74ALVC10 performs the Boolean function Y = A B C or Y = A + B + C in positive logic.  
The SN74ALVC10 is characterized for operation from –40°C to 85°C.  
FUNCTION TABLE  
(each gate)  
INPUTS  
OUTPUT  
Y
A
H
L
B
H
X
L
C
H
X
X
L
L
H
H
H
X
X
X
logic symbol  
1
&
1A  
1B  
1C  
2A  
2B  
2C  
3A  
3B  
3C  
2
12  
6
1Y  
2Y  
3Y  
13  
3
4
5
9
10  
11  
8
This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC is a trademark of Texas Instruments Incorporated.  
Copyright 1998, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

SN74ALVC10DGVR 替代型号

型号 品牌 替代类型 描述 数据表
SN74ALVC10DGVRE4 TI

功能相似

Triple 3-Input Positive-NAND Gate 14-TVSOP -40 to 85

与SN74ALVC10DGVR相关器件

型号 品牌 获取价格 描述 数据表
SN74ALVC10DGVRE4 TI

获取价格

Triple 3-Input Positive-NAND Gate 14-TVSOP -40 to 85
SN74ALVC10DR TI

获取价格

3 通道、3 输入、1.65V 至 3.6V 与非门 | D | 14 | -40 to
SN74ALVC10NSR TI

获取价格

Triple 3-Input Positive-NAND Gate 14-SO -40 to 85
SN74ALVC10PW TI

获取价格

TRIPLE 3-INPUT POSITIVE-NAND GATE
SN74ALVC10PWLE TI

获取价格

ALVC/VCX/A SERIES, TRIPLE 3-INPUT NAND GATE, PDSO14, PLASTIC, TSSOP-14
SN74ALVC10PWR TI

获取价格

Triple 3-Input Positive-NAND Gate 14-TSSOP -40 to 85
SN74ALVC10PWRE4 TI

获取价格

ALVC/VCX/A SERIES, TRIPLE 3-INPUT NAND GATE, PDSO14, GREEN, PLASTIC, TSSOP-14
SN74ALVC125 TI

获取价格

QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74ALVC125_15 TI

获取价格

QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74ALVC125D TI

获取价格

QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS