Datasheet > SN74ALS573CDBRE4

SN74ALS573CDBRE4

更新时间： 2024-11-20 19:47:15

品牌	Logo	应用领域
德州仪器 - TI		/
页数	文件大小	规格书
18页	681K
描述
暂无描述

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SN74ALS573CDBRE4 数据手册

ꢀ ꢁꢂ ꢃ ꢄꢅ ꢀꢂ ꢆ ꢇ ꢈꢉꢊ ꢀꢁꢂ ꢃ ꢄ ꢀꢂ ꢆ ꢇ ꢄꢉꢊ ꢀꢁꢆ ꢃ ꢄ ꢅ ꢀꢂ ꢆ ꢇ ꢈꢉ ꢊ ꢀ ꢁꢆꢃ ꢄꢀ ꢂꢆ ꢇꢄ

ꢋ ꢈꢌꢄꢅꢊꢍ ꢎꢌꢏ ꢐꢑꢊ ꢌ ꢒꢄꢁꢀꢐꢄꢒꢑ ꢁꢌ ꢊꢅꢄꢌꢈ ꢓ ꢑꢀ

ꢔ ꢕꢌ ꢓꢊ ꢇ ꢎꢀꢌꢄꢌ ꢑꢊ ꢋꢖ ꢌꢐ ꢖꢌ ꢀ

SDAS048D − DECEMBER 1989 − REVISED JANUARY 1995

SN54ALS573C, SN54AS573A . . . J OR W PACKAGE

SN74ALS573C, SN74AS573A . . . DW OR N PACKAGE

(TOP VIEW)

• 3-State Buffer-Type Outputs Drive Bus

Lines Directly

• Bus-Structured Pinout

• True Logic Outputs

• Package Options Include Plastic

Small-Outline (DW) Packages, Ceramic

Chip Carriers (FK), Standard Plastic (N) and

Ceramic (J) 300-mil DIPs, and Ceramic Flat

(W) Packages

description

13 7Q

12 8Q

These octal D-type transparent latches feature

3-state outputs designed specifically for driving

highly capacitive or relatively low-impedance

loads. They are particularly suitable for

implementing buffer registers, I/O ports,

bidirectional bus drivers, and working registers.

GND

SN54ALS573C, SN54AS573A . . . FK PACKAGE

(TOP VIEW)

While the latch-enable (LE) input is high, outputs

(Q) respond to the data (D) inputs. When LE is low,

the outputs are latched to retain the data that was

set up.

20 19

A buffered output-enable (OE) input can be used

to place the eight outputs in either a normal logic

state (high or low) or a high-impedance state. In

the high-impedance state, the outputs neither load

nor drive the bus lines significantly. The

high-impedance state and the increased drive

provide the capability to drive bus lines without

interface or pullup components.

9 10 11 12 13

OE does not affect internal operation of the

latches. Old data can be retained or new data can

be entered while the outputs are in the

high-impedance state.

The SN54ALS573C and SN54AS573A are characterized for operation over the full military temperature range

of −55°C to 125°C. The SN74ALS573C and SN74AS573A are characterized for operation from 0°C to 70°C.

FUNCTION TABLE

(each latch)

INPUTS

OUTPUT

ꢐꢒ ꢋ ꢍꢖ ꢈ ꢌꢕ ꢋꢁ ꢍ ꢄꢌꢄ ꢗꢘ ꢙ ꢚꢛ ꢜꢝ ꢞꢗꢚ ꢘ ꢗꢟ ꢠꢡ ꢛ ꢛ ꢢꢘꢞ ꢝꢟ ꢚꢙ ꢣꢡꢤ ꢥꢗꢠ ꢝꢞ ꢗꢚꢘ ꢦꢝ ꢞꢢ ꢧ

ꢐꢛ ꢚ ꢦꢡꢠ ꢞ ꢟ ꢠ ꢚꢘ ꢙꢚ ꢛ ꢜ ꢞ ꢚ ꢟ ꢣꢢ ꢠ ꢗꢙ ꢗꢠꢝ ꢞꢗ ꢚꢘꢟ ꢣꢢ ꢛ ꢞꢨ ꢢ ꢞꢢ ꢛ ꢜꢟ ꢚꢙ ꢌꢢꢩ ꢝꢟ ꢕꢘꢟ ꢞꢛ ꢡꢜ ꢢꢘꢞ ꢟ

ꢟ ꢞ ꢝ ꢘꢦ ꢝ ꢛꢦ ꢪ ꢝ ꢛꢛ ꢝ ꢘ ꢞꢫꢧ ꢐꢛ ꢚ ꢦꢡꢠ ꢞꢗꢚꢘ ꢣꢛ ꢚꢠ ꢢꢟ ꢟꢗ ꢘꢬ ꢦꢚꢢ ꢟ ꢘꢚꢞ ꢘꢢ ꢠꢢ ꢟꢟ ꢝꢛ ꢗꢥ ꢫ ꢗꢘꢠ ꢥꢡꢦ ꢢ

ꢞ ꢢ ꢟ ꢞꢗ ꢘꢬ ꢚꢙ ꢝ ꢥꢥ ꢣꢝ ꢛ ꢝ ꢜ ꢢ ꢞ ꢢ ꢛ ꢟ ꢧ

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443

12 3 4 5 6 7...18

中文翻译

下载PDF

与SN74ALS573CDBRE4相关器件

型号	品牌	获取价格	描述	数据表
SN74ALS573CDBRG4	TI	获取价格	ALS SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, GREEN, PLASTIC, SSOP-20
SN74ALS573CDW	TI	获取价格	OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS
SN74ALS573CDWE4	TI	获取价格	ALS SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, GREEN, PLASTIC, SO-20
SN74ALS573CDWG4	TI	获取价格	ALS SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, GREEN, PLASTIC, SO-20
SN74ALS573CDWR	TI	获取价格	OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS
SN74ALS573CDWRE4	TI	获取价格	Octal D-Type Transparent Latches With 3-State Outputs 20-SOIC 0 to 70
SN74ALS573CN	TI	获取价格	OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS
SN74ALS573CN3	TI	获取价格	OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS
SN74ALS573CNE4	TI	获取价格	具有三态输出的八路 D 类透明锁存器 \| N \| 20 \| 0 to 70
SN74ALS573CNSR	TI	获取价格	OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

与SN74ALS573CDBRE4相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

24
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

16
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

48
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

46

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74ALS573CDBRE4

SN74ALS573CDBRE4 数据手册

与SN74ALS573CDBRE4相关器件

与SN74ALS573CDBRE4相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74ALS573CDBRE4

SN74ALS573CDBRE4 数据手册

与SN74ALS573CDBRE4相关器件

与SN74ALS573CDBRE4相关文章

您还可以找

您在本页遇到什么问题？