5秒后页面跳转
SN74ALS273NSRE4 PDF预览

SN74ALS273NSRE4

更新时间: 2024-02-19 00:33:00
品牌 Logo 应用领域
德州仪器 - TI 光电二极管逻辑集成电路触发器
页数 文件大小 规格书
18页 831K
描述
OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SN74ALS273NSRE4 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:GREEN, PLASTIC, SOP-20针数:20
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.53Is Samacsys:N
系列:ALSJESD-30 代码:R-PDSO-G20
JESD-609代码:e4长度:12.6 mm
逻辑集成电路类型:D FLIP-FLOP最大频率@ Nom-Sup:35000000 Hz
最大I(ol):0.024 A湿度敏感等级:1
位数:8功能数量:1
端子数量:20最高工作温度:70 °C
最低工作温度:输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP20,.3封装形状:RECTANGULAR
封装形式:SMALL OUTLINE包装方法:TAPE AND REEL
峰值回流温度(摄氏度):260电源:5 V
最大电源电流(ICC):29 mA传播延迟(tpd):15 ns
认证状态:Not Qualified座面最大高度:2 mm
子类别:FF/Latches最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:TTL
温度等级:COMMERCIAL端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:POSITIVE EDGE宽度:5.3 mm
最小 fmax:35 MHzBase Number Matches:1

SN74ALS273NSRE4 数据手册

 浏览型号SN74ALS273NSRE4的Datasheet PDF文件第2页浏览型号SN74ALS273NSRE4的Datasheet PDF文件第3页浏览型号SN74ALS273NSRE4的Datasheet PDF文件第4页浏览型号SN74ALS273NSRE4的Datasheet PDF文件第5页浏览型号SN74ALS273NSRE4的Datasheet PDF文件第6页浏览型号SN74ALS273NSRE4的Datasheet PDF文件第7页 
SN54ALS273, SN74ALS273  
OCTAL D-TYPE FLIP-FLOPS  
WITH CLEAR  
SDAS218A – APRIL 1982 – REVISED DECEMBER 1994  
SN54ALS273 . . . J PACKAGE  
SN74ALS273 . . . DW OR N PACKAGE  
(TOP VIEW)  
Contain Eight Flip-Flops With Single-Rail  
Outputs  
Buffered Clock and Direct-Clear Inputs  
Individual Data Input to Each Flip-Flop  
Applications Include:  
Buffer/Storage Registers  
Shift Registers  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
CLR  
1Q  
1D  
2D  
2Q  
3Q  
3D  
4D  
4Q  
V
CC  
8Q  
8D  
7D  
7Q  
6Q  
6D  
5D  
5Q  
CLK  
Pattern Generators  
Package Options Include Plastic  
Small-Outline (DW) Packages, Ceramic  
Chip Carriers (FK), and Standard Plastic (N)  
and Ceramic (J) 300-mil DIPs  
GND  
description  
SN54ALS273 . . . FK PACKAGE  
(TOP VIEW)  
These octal positive-edge-triggered flip-flops  
utilize TTL circuitry to implement D-type flip-flop  
logic with a direct-clear (CLR) input.  
Information at the data (D) inputs meeting the  
setup-time requirements is transferred to the  
Q outputs on the positive-going edge of the clock  
(CLK)pulse. Clocktriggeringoccursataparticular  
voltage level and is not directly related to the  
transition time of the positive-going pulse. When  
CLK is at either the high or low level, the D input  
signal has no effect at the output.  
3
2
1
20 19  
18  
4
5
6
7
8
2D  
2Q  
3Q  
3D  
4D  
8D  
7D  
7Q  
6Q  
6D  
17  
16  
15  
14  
9 10 11 12 13  
The SN54ALS273 is characterized for operation  
over the full military temperature range of 55°C  
to 125°C. The SN74ALS273 is characterized for  
operation from 0°C to 70°C.  
FUNCTION TABLE  
(each flip-flop)  
INPUTS  
OUTPUT  
Q
CLK  
D
X
H
L
CLR  
L
X
L
H
L
H
H
H
H or L  
X
Q
0
Copyright 1994, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN74ALS273NSRE4相关器件

型号 品牌 获取价格 描述 数据表
SN74ALS273NSRG4 TI

获取价格

OCTAL D-TYPE FLIP-FLOPS WITH CLEAR
SN74ALS27A TI

获取价格

TRIPLE 3-INPUT POSITIVE-NOR GATES
SN74ALS27AD TI

获取价格

TRIPLE 3-INPUT POSITIVE-NOR GATES
SN74ALS27ADE4 TI

获取价格

ALS SERIES, TRIPLE 3-INPUT NOR GATE, PDSO14, GREEN, PLASTIC, SO-14
SN74ALS27ADR TI

获取价格

3 通道、3 输入、4.5V 至 5.5V 双极或非门 | D | 14 | 0 to 7
SN74ALS27ADRG4 TI

获取价格

ALS SERIES, TRIPLE 3-INPUT NOR GATE, PDSO14, GREEN, PLASTIC, SOIC-14
SN74ALS27AN TI

获取价格

TRIPLE 3-INPUT POSITIVE-NOR GATES
SN74ALS27ANSR TI

获取价格

3 通道、3 输入、4.5V 至 5.5V 双极或非门 | NS | 14 | 0 to
SN74ALS27ANSRG4 TI

获取价格

ALS SERIES, TRIPLE 3-INPUT NOR GATE, PDSO14, GREEN, PLASTIC, SOP-14
SN74ALS27DR TI

获取价格

Triple 3-Input Positive NOR Gates 14-SOIC 0 to 70