Datasheet > 逻辑 > 栅极> SN74AHCT00-EP

SN74AHCT00-EP

更新时间： 2024-11-05 11:58:43

品牌	Logo	应用领域
德州仪器 - TI		输入元件
页数	文件大小	规格书
8页	421K
描述
QUADRUPLE 2-INPUT POSITIVE-NAND GATES

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SN74AHCT00-EP 数据手册

ꢀꢁꢂ ꢃ ꢄ ꢅꢆ ꢇꢈ ꢈꢉ ꢊꢋ

ꢌ ꢍꢄꢎꢏ ꢍꢋꢐ ꢊ ꢑ ꢉꢒꢁ ꢋꢍꢇ ꢋꢓ ꢀꢒ ꢇ ꢒꢔꢊ ꢉꢁꢄꢁꢎ ꢕ ꢄꢇꢊ ꢀ

SCLS507 − JUNE 2003

Controlled Baseline

− One Assembly/Test Site, One Fabrication

Site

Latch-Up Performance Exceeds 250 mA Per

JESD 17

ESD Protection Exceeds JESD 22

− 2000-V Human-Body Model (A114-A)

− 200-V Machine Model (A115-A)

Extended Temperature Performance of

−55°C to 125°C

Enhanced Diminishing Manufacturing

Sources (DMS) Support

D OR PW PACKAGE

(TOP VIEW)

Enhanced Product-Change Notification

†

Qualification Pedigree

Inputs Are TTL-Voltage Compatible

†

Component qualification in accordance with JEDEC and industry

standards to ensure reliable operation over an extended

temperature range. This includes, but is not limited to, Highly

Accelerated Stress Test (HAST) or biased 85/85, temperature

cycle, autoclave or unbiased HAST, electromigration, bond

intermetallic life, and mold compound life. Such qualification testing

should not be viewed as justifying use of this component beyond

specified performance and environmental limits.

10 3B

GND

description/ordering information

The ’AHCT00 device performs the Boolean function Y = A • B or Y = A + B in positive logic.

ORDERING INFORMATION

ORDERABLE

PART NUMBER

TOP-SIDE

MARKING

‡

PACKAGE

SOIC − D

Tape and reel

SN74AHCT00MDREP

SN74AHCT00MPWREP

AHCT00MEP

AHT00EP

−55°C to 125°C

TSSOP − PW

‡

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines

are available at www.ti.com/sc/package.

FUNCTION TABLE

(each gate)

INPUTS

OUTPUT

logic diagram, each gate (positive logic)

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ꢋ

ꢏ

ꢓ

ꢥ

ꢎ

ꢠ

ꢍ

ꢆ

ꢞ

ꢇ

ꢟ

ꢒ

ꢙ

ꢓ

ꢗ

ꢁ

ꢘ

ꢎ

ꢄ

ꢇ

ꢄ

ꢖ

ꢗ

ꢡ

ꢘ

ꢙ

ꢟ

ꢚ

ꢛ

ꢜ

ꢝ

ꢖ

ꢙ

ꢗ

ꢖ

ꢞ

ꢢ

ꢟ

ꢠ

ꢚ

ꢡ

ꢗ

ꢝ

ꢜ

ꢛ

ꢞ

ꢙ

ꢘ

ꢢ

ꢇꢡ

ꢠ

ꢣ

ꢞ

ꢤ

ꢖ

ꢟ

ꢜ

ꢞ

ꢝ

ꢖ

ꢝ

ꢙ

ꢚ

ꢗ

ꢠ

ꢥ

ꢜ

ꢗ

ꢝ

ꢡ

ꢞ

ꢦ

ꢚ

ꢙ

ꢟ

ꢝ

ꢙ

ꢚ

ꢛ

ꢝ

ꢙ

ꢞ

ꢢ

ꢖ

ꢘ

ꢖ

ꢟ

ꢡ

ꢚ

ꢝ

ꢧ

ꢝ

ꢡ

ꢚ

ꢙ

ꢘ

ꢨ

ꢜ

ꢒ

ꢗ

ꢛ

ꢡ

ꢞ

ꢝ

ꢜ

ꢗ

ꢥ

ꢜ

ꢚ

ꢥ

ꢩ

ꢜ

ꢝ ꢡ ꢞ ꢝꢖ ꢗꢫ ꢙꢘ ꢜ ꢤꢤ ꢢꢜ ꢚ ꢜ ꢛ ꢡ ꢝ ꢡ ꢚ ꢞ ꢦ

ꢚ

ꢜ

ꢗ

ꢝ

ꢪ

ꢦ

ꢋ

ꢚ

ꢙ

ꢥ

ꢠ

ꢟ

ꢝ

ꢖ

ꢙ

ꢗ

ꢢ

ꢚ

ꢙ

ꢟ

ꢡ

ꢞ

ꢖ

ꢗ

ꢫ

ꢥ

ꢙ

ꢡ

ꢞ

ꢗ

ꢙ

ꢝ

ꢗ

ꢡ

ꢟ

ꢡ

ꢞ

ꢜ

ꢚ

ꢖ

ꢤ

ꢪ

ꢖ

ꢗ

ꢟ

ꢤ

ꢠ

ꢥ

ꢡ

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7 8

中文翻译

下载PDF

与SN74AHCT00-EP相关器件

型号	品牌	获取价格	描述	数据表
SN74AHCT00MDREP	TI	获取价格	具有 TTL 兼容型 CMOS 输入的增强型产品 4 通道、2 输入、4.5V 至 5.5
SN74AHCT00MPWREP	TI	获取价格	具有 TTL 兼容型 CMOS 输入的增强型产品 4 通道、2 输入、4.5V 至 5.5
SN74AHCT00N	TI	获取价格	QUADRUPLE 2-INPUT POSITIVE-NAND GATES
SN74AHCT00NE4	TI	获取价格	QUADRUPLE 2-INPUT POSITIVE-NAND GATES
SN74AHCT00NSR	TI	获取价格	QUADRUPLE 2-INPUT POSITIVE-NAND GATES
SN74AHCT00NSRE4	TI	获取价格	QUADRUPLE 2-INPUT POSITIVE-NAND GATES
SN74AHCT00NSRG4	TI	获取价格	QUADRUPLE 2-INPUT POSITIVE-NAND GATES
SN74AHCT00PW	TI	获取价格	QUADRUPLE 2-INPUT POSITIVE-NAND GATES
SN74AHCT00PWE4	TI	获取价格	QUADRUPLE 2-INPUT POSITIVE-NAND GATES
SN74AHCT00PWG4	TI	获取价格	QUADRUPLE 2-INPUT POSITIVE-NAND GATES

与SN74AHCT00-EP相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

13
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

9
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

35
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

31

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74AHCT00-EP

SN74AHCT00-EP 数据手册

与SN74AHCT00-EP相关器件

与SN74AHCT00-EP相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74AHCT00-EP

SN74AHCT00-EP 数据手册

与SN74AHCT00-EP相关器件

与SN74AHCT00-EP相关文章

您还可以找

您在本页遇到什么问题？