5秒后页面跳转
SN74AHC16374DL PDF预览

SN74AHC16374DL

更新时间: 2024-11-19 23:09:39
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器触发器逻辑集成电路光电二极管输出元件
页数 文件大小 规格书
8页 138K
描述
16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SN74AHC16374DL 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Active零件包装代码:SSOP
包装说明:SSOP, SSOP48,.4针数:48
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:1.21Is Samacsys:N
控制类型:INDEPENDENT CONTROL计数方向:UNIDIRECTIONAL
系列:AHC/VHC/H/U/VJESD-30 代码:R-PDSO-G48
JESD-609代码:e4长度:15.88 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大频率@ Nom-Sup:75000000 Hz最大I(ol):0.008 A
湿度敏感等级:1位数:8
功能数量:2端口数量:2
端子数量:48最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:SSOP封装等效代码:SSOP48,.4
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, SHRINK PITCH
包装方法:TUBE峰值回流温度(摄氏度):260
电源:2/5.5 V最大电源电流(ICC):0.04 mA
Prop。Delay @ Nom-Sup:11.5 ns传播延迟(tpd):18.5 ns
认证状态:Not Qualified座面最大高度:2.79 mm
子类别:FF/Latches最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.635 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
翻译:N/A触发器类型:POSITIVE EDGE
宽度:7.49 mmBase Number Matches:1

SN74AHC16374DL 数据手册

 浏览型号SN74AHC16374DL的Datasheet PDF文件第2页浏览型号SN74AHC16374DL的Datasheet PDF文件第3页浏览型号SN74AHC16374DL的Datasheet PDF文件第4页浏览型号SN74AHC16374DL的Datasheet PDF文件第5页浏览型号SN74AHC16374DL的Datasheet PDF文件第6页浏览型号SN74AHC16374DL的Datasheet PDF文件第7页 
SN54AHC16374, SN74AHC16374  
16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS  
WITH 3-STATE OUTPUTS  
SCLS330G – MARCH 1996 – REVISED JANUARY 2000  
SN54AHC16374 . . . WD PACKAGE  
SN74AHC16374 . . . DGG, DGV, OR DL PACKAGE  
(TOP VIEW)  
Members of the Texas Instruments  
Widebus Family  
EPIC (Enhanced-Performance Implanted  
CMOS) Process  
1OE  
1Q1  
1Q2  
GND  
1Q3  
1Q4  
1CLK  
1
2
3
4
5
6
7
8
9
48  
Operating Range 2-V to 5.5-V V  
CC  
47 1D1  
46 1D2  
45 GND  
44 1D3  
43 1D4  
3-State Outputs Drive Bus Lines Directly  
Distributed V and GND Pins Minimize  
CC  
High-Speed Switching Noise  
Flow-Through Architecture Optimizes PCB  
Layout  
V
42  
V
CC  
CC  
1Q5  
1Q6  
41 1D5  
40 1D6  
39 GND  
38 1D7  
37 1D8  
36 2D1  
35 2D2  
34 GND  
33 2D3  
32 2D4  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
GND 10  
1Q7 11  
1Q8 12  
2Q1 13  
2Q2 14  
GND 15  
2Q3 16  
2Q4 17  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015; Exceeds 200 V  
Using Machine Model (C = 200 pF, R = 0)  
Package Options Include Plastic Shrink  
Small-Outline (DL), Thin Shrink  
Small-Outline (DGG), and Thin Very  
Small-Outline (DGV) Packages and 380-mil  
Fine-Pitch Ceramic Flat (WD) Package  
Using 25-mil Center-to-Center Spacings  
V
18  
31  
V
CC  
CC  
2Q5 19  
2Q6 20  
GND 21  
2Q7 22  
2Q8 23  
2OE 24  
30 2D5  
29 2D6  
28 GND  
27 2D7  
26 2D8  
25 2CLK  
description  
The  
’AHC16374  
devices  
are  
16-bit  
edge-triggered D-type flip-flops with 3-state  
outputs designed specifically for driving highly  
capacitive or relatively low-impedance loads.  
They are particularly suitable for implementing  
buffer registers, I/O ports, bidirectional bus  
drivers, and working registers.  
These devices can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock  
(CLK) input, the Q outputs of the flip-flop take on the logic levels at the data (D) inputs.  
A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high  
or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive  
the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus  
lines without need for interface or pullup components.  
To ensure the high-impedance state during power up or power down, OE should be tied to V through a pullup  
CC  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while  
the outputs are in the high-impedance state.  
The SN54AHC16374 is characterized for operation over the full military temperature range of –55°C to 125°C.  
The SN74AHC16374 is characterized for operation from –40°C to 85°C.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC and Widebus are trademarks of Texas Instruments Incorporated.  
Copyright 2000, Texas Instruments Incorporated  
UNLESS OTHERWISE NOTED this document contains PRODUCTION  
DATA information current as of publication date. Products conform to  
specifications per the terms of Texas Instruments standard warranty.  
Production processing does not necessarily include testing of all  
parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

SN74AHC16374DL 替代型号

型号 品牌 替代类型 描述 数据表
SN74AHC16373DLR TI

类似代替

16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74AHC16373DGGR TI

类似代替

16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74AHC16373DL TI

类似代替

16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

与SN74AHC16374DL相关器件

型号 品牌 获取价格 描述 数据表
SN74AHC16374DLG4 TI

获取价格

16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74AHC16374DLR TI

获取价格

16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74AHC16374DLRG4 TI

获取价格

16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74AHC164 TI

获取价格

2-V to 5.5-V, 8-bit parallel-out serial shift register
SN74AHC164BQAR TI

获取价格

2-V to 5.5-V, 8-bit parallel-out serial shift register

| BQA | 14 | -40 to 125
SN74AHC164PWR TI

获取价格

2-V to 5.5-V, 8-bit parallel-out serial shift register

| PW | 14 | -40 to 125
SN74AHC164-Q1 TI

获取价格

汽车类 8 位串行输入和并行输出移位寄存器
SN74AHC164QPWRQ1 TI

获取价格

汽车类 8 位串行输入和并行输出移位寄存器 | PW | 14 | -40 to 125
SN74AHC164QWBQARQ1 TI

获取价格

汽车类 8 位串行输入和并行输出移位寄存器 | BQA | 14 | -40 to 125
SN74AHC165 TI

获取价格

8-bit 2-V to 5.5-V parallel-in/serial-out shift register