5秒后页面跳转
SN74AHC125Q PDF预览

SN74AHC125Q

更新时间: 2024-11-04 05:25:03
品牌 Logo 应用领域
德州仪器 - TI 输出元件
页数 文件大小 规格书
9页 209K
描述
QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

SN74AHC125Q 数据手册

 浏览型号SN74AHC125Q的Datasheet PDF文件第2页浏览型号SN74AHC125Q的Datasheet PDF文件第3页浏览型号SN74AHC125Q的Datasheet PDF文件第4页浏览型号SN74AHC125Q的Datasheet PDF文件第5页浏览型号SN74AHC125Q的Datasheet PDF文件第6页浏览型号SN74AHC125Q的Datasheet PDF文件第7页 
SN74AHC125Q  
QUADRUPLE BUS BUFFER GATE  
WITH 3-STATE OUTPUTS  
SGDS015 – FEBRUARY 2002  
D OR PW PACKAGE  
(TOP VIEW)  
Q Devices Meet Automotive Performance  
Requirements  
Customer-Specific Configuration Control  
Can Be Supported Along With  
Major-Change Approval  
1OE  
1A  
1Y  
2OE  
2A  
2Y  
V
CC  
4OE  
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
4A  
4Y  
3OE  
3A  
3Y  
EPIC (Enhanced-Performance Implanted  
CMOS) Process  
Operating Range 2-V to 5.5-V V  
CC  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
GND  
8
description  
The SN74AHC125Q is a quadruple bus buffer gate featuring independent line drivers with 3-state outputs. Each  
output is disabled when the associated output-enable (OE) input is high. When OE is low, the respective gate  
passes the data from the A input to its Y output.  
To ensure the high-impedance state during power up or power down, OE should be tied to V through a pullup  
CC  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
PACKAGE  
T
A
SOIC – D  
Tape and reel  
Tape and reel  
SN74AHC125QDR  
AHC125Q  
HA125Q  
–40°C to 125°C  
TSSOP – PW  
SN74AHC125QPWR  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design  
guidelines are available at www.ti.com/sc/package.  
FUNCTION TABLE  
(each buffer)  
INPUTS  
OUTPUT  
Y
OE  
A
H
L
L
L
H
L
H
X
Z
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC is a trademark of Texas Instruments.  
Copyright 2002, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN74AHC125Q相关器件

型号 品牌 获取价格 描述 数据表
SN74AHC125-Q1 TI

获取价格

QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74AHC125QDR TI

获取价格

QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74AHC125QDRG4Q1 TI

获取价格

QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74AHC125QDRQ1 TI

获取价格

QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74AHC125QPWR TI

获取价格

QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74AHC125QPWRG4 TI

获取价格

具有三态输出的 4 通道、2V 至 5.5V 缓冲器 | PW | 14 | -40 to
SN74AHC125QPWRG4Q1 TI

获取价格

QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74AHC125QPWRQ1 TI

获取价格

QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74AHC125RGYR TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74AHC125RGYRG4 TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS