5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> SN74AHC125MPWREP
SN74AHC125MPWREP PDF预览

SN74AHC125MPWREP

更新时间： 2024-11-25 13:13:47
品牌 Logo 应用领域
德州仪器 - TI 输出元件
页数 文件大小 规格书
20页 737K
描述
Enhanced Product Quadruple Bus Buffer Gates With 3-State Outputs 14-TSSOP -55 to 125

阅读下载

中文翻译

获取价格

SN74AHC125MPWREP 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Active零件包装代码：TSSOP
包装说明：TSSOP, TSSOP14,.25针数：14
Reach Compliance Code：compliantECCN代码：EAR99
HTS代码：8542.39.00.01Factory Lead Time：6 weeks
风险等级：0.68控制类型：ENABLE LOW
计数方向：UNIDIRECTIONAL系列：AHC/VHC/H/U/V
JESD-30 代码：R-PDSO-G14JESD-609代码：e4
长度：5 mm负载电容（CL）：50 pF
逻辑集成电路类型：BUS DRIVER最大I（ol）：0.05 A
湿度敏感等级：1位数：1
功能数量：4端口数量：2
端子数量：14最高工作温度：125 °C
最低工作温度：-55 °C输出特性：3-STATE
输出极性：TRUE封装主体材料：PLASTIC/EPOXY
封装代码：TSSOP封装等效代码：TSSOP14,.25
封装形状：RECTANGULAR封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法：TR峰值回流温度（摄氏度）：260
电源：2/5.5 V最大电源电流（ICC）：0.04 mA
Prop。Delay @ Nom-Sup：8.5 ns传播延迟（tpd）：13 ns
认证状态：Not Qualified座面最大高度：1.2 mm
子类别：Bus Driver/Transceivers最大供电电压 (Vsup)：5.5 V
最小供电电压 (Vsup)：2 V标称供电电压 (Vsup)：3.3 V
表面贴装：YES技术：CMOS
温度等级：MILITARY端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式：GULL WING端子节距：0.65 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
翻译：N/A宽度：4.4 mm
Base Number Matches：1

SN74AHC125MPWREP 数据手册

 浏览型号SN74AHC125MPWREP的Datasheet PDF文件第2页浏览型号SN74AHC125MPWREP的Datasheet PDF文件第3页浏览型号SN74AHC125MPWREP的Datasheet PDF文件第4页浏览型号SN74AHC125MPWREP的Datasheet PDF文件第5页浏览型号SN74AHC125MPWREP的Datasheet PDF文件第6页浏览型号SN74AHC125MPWREP的Datasheet PDF文件第7页 
SN54AHC125, SN74AHC125  
QUADRUPLE BUS BUFFER GATES  
WITH 3-STATE OUTPUTS  
SCLS256J – DECEMBER 1995 – REVISED JULY 2003  
Operating Range 2-V to 5.5-V V  
CC  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
SN54AHC125 . . . J OR W PACKAGE  
SN74AHC125 . . . D, DB, DGV, N, NS,  
OR PW PACKAGE  
SN74AHC125 . . . RGY PACKAGE  
(TOP VIEW)  
SN54AHC125 . . . FK PACKAGE  
(TOP VIEW)  
(TOP VIEW)  
1
14  
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
1OE  
1A  
1Y  
2OE  
2A  
2Y  
V
CC  
4OE  
3
2
1
20 19  
18 4A  
1A  
1Y  
13 4OE  
12 4A  
2
3
4
5
6
1Y  
NC  
4
5
6
7
8
17  
16  
15  
14  
NC  
4Y  
4A  
4Y  
3OE  
3A  
3Y  
11  
10  
9
2OE  
2A  
4Y  
2OE  
NC  
3OE  
3A  
NC  
3OE  
2Y  
2A  
9 10 11 12 13  
7
8
8
GND  
NC – No internal connection  
description/ordering information  
The ’AHC125 devices are quadruple bus buffer gates featuring independent line drivers with 3-state outputs.  
Each output is disabled when the associated output-enable (OE) input is high. When OE is low, the respective  
gate passes the data from the A input to its Y output.  
To ensure the high-impedance state during power up or power down, OE should be tied to V through a pullup  
CC  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
†
PACKAGE  
T
A
QFN – RGY  
PDIP – N  
Tape and reel  
Tube  
SN74AHC125RGYR  
SN74AHC125N  
HA125  
SN74AHC125N  
Tube  
SN74AHC125D  
SOIC – D  
AHC125  
Tape and reel  
Tape and reel  
Tape and reel  
Tube  
SN74AHC125DR  
SN74AHC125NSR  
SN74AHC125DBR  
SN74AHC125PW  
SN74AHC125PWR  
SN74AHC125DGVR  
SNJ54AHC125J  
–40°C to 85°C  
SOP – NS  
AHC125  
HA125  
SSOP – DB  
TSSOP – PW  
HA125  
Tape and reel  
Tape and reel  
Tube  
TVSOP – DGV  
CDIP – J  
HA125  
SNJ54AHC125J  
SNJ54AHC125W  
SNJ54AHC125FK  
–55°C to 125°C  
CFP – W  
Tube  
SNJ54AHC125W  
SNJ54AHC125FK  
LCCC – FK  
Tube  
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines  
are available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2003, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested  
unless otherwise noted. On all other products, production  
processing does not necessarily include testing of all parameters.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...20

中文翻译

下载PDF

SN74AHC125MPWREP 替代型号

型号 品牌 替代类型 描述 数据表
SN74AHC125QPWRQ1 TI

类似代替

 QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74AHC125PWR TI

类似代替

 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74AHC125PW TI

类似代替

 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

与SN74AHC125MPWREP相关器件

型号 品牌 获取价格 描述 数据表
SN74AHC125N TI

获取价格

 		QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74AHC125NE4 TI

获取价格

 		QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74AHC125NSR TI

获取价格

 		QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74AHC125NSRG4 TI

获取价格

 		QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74AHC125PW TI

获取价格

 		QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74AHC125PWE4 TI

获取价格

 		QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74AHC125PWG4 TI

获取价格

 		QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74AHC125PWLE TI

获取价格

 		QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74AHC125PWR TI

获取价格

 		QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74AHC125PWRE4 TI

获取价格

 		QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

与SN74AHC125MPWREP相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证