5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> SN74AHC125-EP
SN74AHC125-EP PDF预览

SN74AHC125-EP

更新时间： 2024-01-08 16:34:06
品牌 Logo 应用领域
德州仪器 - TI 输出元件
页数 文件大小 规格书
9页 437K
描述
QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

SN74AHC125-EP 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Active零件包装代码：TSSOP
包装说明：TSSOP-14针数：14
Reach Compliance Code：compliantECCN代码：EAR99
HTS代码：8542.39.00.01Factory Lead Time：1 week
风险等级：0.56Is Samacsys：N
控制类型：ENABLE LOW计数方向：UNIDIRECTIONAL
系列：AHC/VHC/H/U/VJESD-30 代码：R-PDSO-G14
JESD-609代码：e4长度：5 mm
负载电容（CL）：50 pF逻辑集成电路类型：BUS DRIVER
最大I（ol）：0.008 A湿度敏感等级：1
位数：1功能数量：4
端口数量：2端子数量：14
最高工作温度：125 °C最低工作温度：-40 °C
输出特性：3-STATE输出极性：TRUE
封装主体材料：PLASTIC/EPOXY封装代码：TSSOP
封装等效代码：TSSOP14,.25封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法：TR
峰值回流温度（摄氏度）：260电源：2/5.5 V
最大电源电流（ICC）：0.04 mAProp。Delay @ Nom-Sup：8.5 ns
传播延迟（tpd）：13 ns认证状态：Not Qualified
座面最大高度：1.2 mm子类别：Bus Driver/Transceivers
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：2 V
标称供电电压 (Vsup)：3.3 V表面贴装：YES
技术：CMOS温度等级：AUTOMOTIVE
端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)端子形式：GULL WING
端子节距：0.65 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：4.4 mm
Base Number Matches：1

SN74AHC125-EP 数据手册

 浏览型号SN74AHC125-EP的Datasheet PDF文件第2页浏览型号SN74AHC125-EP的Datasheet PDF文件第3页浏览型号SN74AHC125-EP的Datasheet PDF文件第4页浏览型号SN74AHC125-EP的Datasheet PDF文件第5页浏览型号SN74AHC125-EP的Datasheet PDF文件第6页浏览型号SN74AHC125-EP的Datasheet PDF文件第7页 
SN74AHC125-EP  
QUADRUPLE BUS BUFFER GATE  
WITH 3-STATE OUTPUTS  
SCLS485A – MAY 2003 – REVISED JUNE 2003  
D OR PW PACKAGE  
(TOP VIEW)  
Controlled Baseline  
– One Assembly/Test Site, One Fabrication  
Site  
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
1OE  
1A  
1Y  
2OE  
2A  
2Y  
V
CC  
4OE  
Extended Temperature Performance of  
–55°C to 125°C  
4A  
4Y  
3OE  
3A  
3Y  
Enhanced Diminishing Manufacturing  
Sources (DMS) Support  
Enhanced Product-Change Notification  
†
8
GND  
Qualification Pedigree  
EPIC (Enhanced-Performance Implanted  
CMOS) Process  
Operating Range 2-V to 5.5-V V  
CC  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
ESD Protection Exceeds 1000 V Per  
MIL-STD-833, Method 3015; Exceeds 150 V  
Using Machine Model (C = 200 pF, R = 0)  
†
Component qualification in accordance with JEDEC and industry  
standards to ensure reliable operation over an extended  
temperature range. This includes, but is not limited to, Highly  
Accelerated Stress Test (HAST) or biased 85/85, temperature  
cycle, autoclave or unbiased HAST, electromigration, bond  
intermetallic life, and mold compound life. Such qualification  
testing should not be viewed as justifying use of this component  
beyond specified performance and environmental limits.  
description/ordering information  
The SN74AHC125 is a quadruple bus buffer gate featuring independent line drivers with 3-state outputs. Each  
output is disabled when the associated output-enable (OE) input is high. When OE is low, the respective gate  
passes the data from the A input to its Y output.  
To ensure the high-impedance state during power up or power down, OE should be tied to V through a pullup  
CC  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
‡
PACKAGE  
T
A
SOIC – D  
Tape and reel  
Tape and reel  
SN74AHC125MDREP  
SN74AHC125MPWREP  
AHC125MEP  
AH125EP  
–55°C to 125°C  
TSSOP – PW  
‡
Packagedrawings,standardpackingquantities,thermaldata,symbolization,andPCBdesignguidelines  
are available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC is a trademark of Texas Instruments.  
Copyright 2003, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...9

中文翻译

下载PDF

SN74AHC125-EP 替代型号

型号 品牌 替代类型 描述 数据表
SN74AHC125-Q1 TI

功能相似

 QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74AHC125 TI

功能相似

 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN54AHC125 TI

功能相似

 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

与SN74AHC125-EP相关器件

型号 品牌 获取价格 描述 数据表
SN74AHC125MDREP TI

获取价格

 		QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74AHC125MPWREP TI

获取价格

 		Enhanced Product Quadruple Bus Buffer Gates With 3-State Outputs 14-TSSOP -55 to 125
SN74AHC125N TI

获取价格

 		QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74AHC125NE4 TI

获取价格

 		QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74AHC125NSR TI

获取价格

 		QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74AHC125NSRG4 TI

获取价格

 		QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74AHC125PW TI

获取价格

 		QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74AHC125PWE4 TI

获取价格

 		QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74AHC125PWG4 TI

获取价格

 		QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74AHC125PWLE TI

获取价格

 		QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

与SN74AHC125-EP相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证