5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> SN74ACT16373QDLREP
SN74ACT16373QDLREP PDF预览

SN74ACT16373QDLREP

更新时间： 2024-11-06 09:16:35
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器触发器锁存器逻辑集成电路光电二极管输出元件
页数 文件大小 规格书
7页 111K
描述
16-BIT D-TYPE TRANSPARENT LATCH WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

SN74ACT16373QDLREP 技术参数

是否无铅：不含铅是否Rohs认证：符合
生命周期：Active零件包装代码：SSOP
包装说明：GREEN, PLASTIC, SSOP-48针数：48
Reach Compliance Code：compliantECCN代码：EAR99
HTS代码：8542.39.00.01Factory Lead Time：1 week
风险等级：0.95Is Samacsys：N
控制类型：ENABLE LOW/HIGH系列：ACT
JESD-30 代码：R-PDSO-G48JESD-609代码：e4
长度：15.88 mm负载电容（CL）：50 pF
逻辑集成电路类型：BUS DRIVER最大I（ol）：0.016 A
湿度敏感等级：1位数：8
功能数量：2端口数量：2
端子数量：48最高工作温度：125 °C
最低工作温度：-40 °C输出特性：3-STATE
输出极性：TRUE封装主体材料：PLASTIC/EPOXY
封装代码：SSOP封装等效代码：SSOP48,.4
封装形状：RECTANGULAR封装形式：SMALL OUTLINE, SHRINK PITCH
包装方法：TR峰值回流温度（摄氏度）：260
电源：5 V最大电源电流（ICC）：0.16 mA
Prop。Delay @ Nom-Sup：13 ns传播延迟（tpd）：13.7 ns
认证状态：Not Qualified施密特触发器：YES
座面最大高度：2.79 mm子类别：FF/Latches
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：4.5 V
标称供电电压 (Vsup)：5 V表面贴装：YES
技术：CMOS温度等级：AUTOMOTIVE
端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)端子形式：GULL WING
端子节距：0.635 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED翻译：N/A
宽度：7.49 mmBase Number Matches：1

SN74ACT16373QDLREP 数据手册

 浏览型号SN74ACT16373QDLREP的Datasheet PDF文件第2页浏览型号SN74ACT16373QDLREP的Datasheet PDF文件第3页浏览型号SN74ACT16373QDLREP的Datasheet PDF文件第4页浏览型号SN74ACT16373QDLREP的Datasheet PDF文件第5页浏览型号SN74ACT16373QDLREP的Datasheet PDF文件第6页浏览型号SN74ACT16373QDLREP的Datasheet PDF文件第7页 
SN74ACT16373Q-EP  
16-BIT D-TYPE TRANSPARENT LATCH  
WITH 3-STATE OUTPUTS  
SCAS678B – MAY 2002 – REVISED JULY 2002  
DL PACKAGE  
(TOP VIEW)  
Controlled Baseline  
– One Assembly/Test Site, One Fabrication  
Site  
1OE  
1Q1  
1Q2  
GND  
1Q3  
1Q4  
1LE  
1D1  
1D2  
GND  
1D3  
1D4  
1
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
Extended Temperature Performance of  
–40°C to 125°C  
2
3
Enhanced Diminishing Manufacturing  
Sources (DMS) Support  
4
5
Enhanced Product Change Notification  
6
†
V
V
7
Qualification Pedigree  
CC  
CC  
1Q5  
1Q6  
GND  
1Q7  
1Q8  
2Q1  
2Q2  
1D5  
1D6  
GND  
1D7  
1D8  
2D1  
2D2  
8
Member of the Texas Instruments  
Widebus Family  
9
10  
11  
12  
13  
14  
Inputs Are TTL-Voltage Compatible  
3-State Bus Driving True Outputs  
Full Parallel Access for Loading  
Distributed V  
High-Speed Switching Noise  
and GND Pins Minimize  
CC  
GND 15  
2Q3 16  
2Q4 17  
34 GND  
33 2D3  
32 2D4  
†
Component qualification in accordance with JEDEC and industry  
standards to ensure reliable operation over an extended  
temperature range. This includes, but is not limited to, highly  
accelerated stress test (HAST) or biased 85/85, temperature  
cycle, autoclave or unbiased HAST, electromigration, bond  
intermetallic life, and mold compound life.  
18  
19  
20  
21  
22  
23  
24  
31  
30  
29  
28  
27  
26  
25  
V
V
CC  
CC  
2Q5  
2Q6  
GND  
2Q7  
2Q8  
2OE  
2D5  
2D6  
GND  
2D7  
2D8  
2LE  
description  
The SN74ACT16373Q-EP is a 16-bit D-type  
transparent latch with 3-state outputs, designed  
specifically for driving highly capacitive or  
relatively low-impedance loads. It is particularly  
suitable for implementing buffer registers, I/O  
ports, bidirectional bus drivers, and working  
registers.  
This device can be used as two 8-bit latches or one 16-bit latch. The Q outputs of the latches follow the data  
(D) inputs if the latch-enable (LE) input is taken high. When LE is taken low, the Q outputs are latched at the  
levels set up at the D inputs.  
A buffered output-enable (OE) input can be used to place the outputs in either a normal logic state (high or low  
logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the  
buslinessignificantly. Thehigh-impedancestateandtheincreaseddriveprovidethecapabilitytodrivebuslines  
in a bus-organized system, without need for interface or pullup components.  
OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered  
while the outputs are in the high-impedance state.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus is a trademark of Texas Instruments.  
Copyright 2002, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567

中文翻译

下载PDF

SN74ACT16373QDLREP 替代型号

型号 品牌 替代类型 描述 数据表
V62/03602-01XE TI

完全替代

 16-BIT D-TYPE TRANSPARENT LATCH WITH 3-STATE OUTPUTS
74ACT16373DLR TI

类似代替

 16-BIT D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS
74ACT16373DL TI

类似代替

 16-BIT D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

与SN74ACT16373QDLREP相关器件

型号 品牌 获取价格 描述 数据表
SN74ACT16373Q-EP TI

获取价格

 		16-BIT D-TYPE TRANSPARENT LATCH WITH 3-STATE OUTPUTS
SN74ACT16374-EP TI

获取价格

 		16-BIT D-TYPE EDGE-TRIGGERED FLIP-FLOP WITH 3-STATE OUTPUTS
SN74ACT16374EPDL TI

获取价格

 		ACT SERIES, DUAL 8-BIT DRIVER, TRUE OUTPUT, PDSO48, 0.300 INCH, PLASTIC, SSOP-48
SN74ACT16374EPDLR TI

获取价格

 		ACT SERIES, DUAL 8-BIT DRIVER, TRUE OUTPUT, PDSO48, 0.300 INCH, PLASTIC, SSOP-48
SN74ACT16374QDL TI

获取价格

 		暂无描述
SN74ACT16374QDLREP TI

获取价格

 		16-BIT D-TYPE EDGE-TRIGGERED FLIP-FLOP WITH 3-STATE OUTPUTS
SN74ACT16374Q-EP TI

获取价格

 		16-BIT D-TYPE EDGE-TRIGGERED FLIP-FLOP WITH 3-STATE OUTPUTS
SN74ACT16823DL TI

获取价格

 		IC,FLIP-FLOP,18-BIT,D TYPE,ACT-CMOS,SSOP,56PIN,PLASTIC
SN74ACT16841DL TI

获取价格

 		ACT SERIES, DUAL 10-BIT DRIVER, TRUE OUTPUT, PDSO56
SN74ACT16841DLR TI

获取价格

 		ACT SERIES, DUAL 10-BIT DRIVER, TRUE OUTPUT, PDSO56

与SN74ACT16373QDLREP相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证