5秒后页面跳转
SN74AC573PWLE PDF预览

SN74AC573PWLE

更新时间: 2024-09-26 05:04:55
品牌 Logo 应用领域
德州仪器 - TI 锁存器输出元件
页数 文件大小 规格书
13页 383K
描述
OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SN74AC573PWLE 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:TSSOP
包装说明:TSSOP, TSSOP20,.25针数:20
Reach Compliance Code:not_compliantHTS代码:8542.39.00.01
风险等级:5.13其他特性:BROADSIDE VERSION OF 373
系列:ACJESD-30 代码:R-PDSO-G20
长度:6.5 mm负载电容(CL):50 pF
逻辑集成电路类型:BUS DRIVER最大I(ol):0.012 A
位数:8功能数量:1
端口数量:2端子数量:20
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP20,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法:TAPE AND REEL
峰值回流温度(摄氏度):NOT SPECIFIED电源:3.3/5 V
Prop。Delay @ Nom-Sup:15 ns传播延迟(tpd):15 ns
认证状态:Not Qualified座面最大高度:1.2 mm
子类别:FF/Latches最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:4.4 mm
Base Number Matches:1

SN74AC573PWLE 数据手册

 浏览型号SN74AC573PWLE的Datasheet PDF文件第2页浏览型号SN74AC573PWLE的Datasheet PDF文件第3页浏览型号SN74AC573PWLE的Datasheet PDF文件第4页浏览型号SN74AC573PWLE的Datasheet PDF文件第5页浏览型号SN74AC573PWLE的Datasheet PDF文件第6页浏览型号SN74AC573PWLE的Datasheet PDF文件第7页 
ꢉ ꢅꢊꢄꢋ ꢌꢍꢊ ꢎꢏ ꢐ ꢊ ꢑꢄꢁꢀ ꢏꢄꢑꢐ ꢁꢊ ꢋꢄꢊꢅ ꢒ ꢐ  
SCAS542D - OCTOBER 1995 − REVISED OCTOBER 2003  
SN54AC573 . . . J OR W PACKAGE  
SN74AC573 . . . DB, DW, N, NS, OR PW PACKAGE  
(TOP VIEW)  
D
D
D
D
2-V to 6-V V  
Operation  
CC  
Inputs Accept Voltages to 6 V  
Max t of 9 ns at 5 V  
pd  
3-State Outputs Drive Bus Lines Directly  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
OE  
1D  
2D  
3D  
4D  
5D  
6D  
7D  
8D  
V
CC  
1Q  
2Q  
3Q  
4Q  
5Q  
6Q  
7Q  
8Q  
LE  
description/ordering information  
These 8-bit latches feature 3-state outputs  
designed specifically for driving highly capacitive  
or relatively low-impedance loads. The devices  
are particularly suitable for implementing buffer  
registers, I/O ports, bidirectional bus drivers, and  
working registers.  
GND  
The eight latches are D-type transparent latches.  
When the latch-enable (LE) input is high, the Q  
outputs follow the data (D) inputs. When LE is  
taken low, the Q outputs are latched at the logic  
levels set up at the D Inputs.  
SN54AC573 . . . FK PACKAGE  
(TOP VIEW)  
A buffered output-enable (OE) input can be used  
to place the eight outputs in either a normal  
logic state (high or low logic levels) or the  
high-impedance state. In the high-impedance  
state, the outputs neither load nor drive the bus  
lines significantly. The high-impedance state and  
increased drive provide the capability to drive bus  
lines in a bus-organized system without need for  
interface or pullup components.  
3
2
1
20 19  
18  
2Q  
3Q  
4Q  
5Q  
3D  
4D  
5D  
6D  
7D  
4
5
6
7
8
17  
16  
15  
14 6Q  
9 10 11 12 13  
OE does not affect the internal operations of the  
latches. Old data can be retained or new data can  
be entered while the outputs are in the  
high-impedance state.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
PACKAGE  
T
A
PDIP − N  
Tube  
SN74AC573N  
SN74AC573N  
Tube  
SN74AC573DW  
SN74AC573DWR  
SN74AC573NSR  
SN74AC573DBR  
SN74AC573PW  
SN74AC573PWR  
SNJ54AC573J  
SOIC − DW  
AC573  
Tape and reel  
Tape and reel  
Tape and reel  
Tube  
SOP − NS  
AC573  
AC573  
−40°C to 85°C  
−55°C to 125°C  
SSOP − DB  
TSSOP − PW  
AC573  
Tape and reel  
Tube  
CDIP − J  
CFP − W  
LCCC − FK  
SNJ54AC573J  
SNJ54AC573W  
SNJ54AC573FK  
Tube  
SNJ54AC573W  
SNJ54AC573FK  
Tube  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are  
available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2003, Texas Instruments Incorporated  
ꢕ ꢁ ꢋꢐꢀꢀ ꢉ ꢊꢒ ꢐꢑꢓ ꢔꢀ ꢐ ꢁ ꢉꢊꢐꢌ ꢖꢗ ꢘꢙ ꢚꢛꢜ ꢝꢞꢟ ꢠꢖ ꢜꢛ ꢠꢖꢡ ꢘꢠꢙ ꢏꢑ ꢉ ꢌ ꢕ ꢅꢊ ꢔꢉ ꢁ  
ꢤꢡ ꢣ ꢡ ꢞ ꢟ ꢖ ꢟ ꢣ ꢙ ꢧ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

SN74AC573PWLE 替代型号

型号 品牌 替代类型 描述 数据表
SN74AC573PWRE4 TI

完全替代

OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS
SN74AC573PWR TI

完全替代

OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS
SN74AC573PW TI

完全替代

OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

与SN74AC573PWLE相关器件

型号 品牌 获取价格 描述 数据表
SN74AC573PWR TI

获取价格

OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS
SN74AC573PWRE4 TI

获取价格

OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS
SN74AC573PWRG4 TI

获取价格

Octal D-Type Transparent Latches With 3-State Outputs 20-TSSOP -40 to 85
SN74AC573-Q1 TI

获取价格

具有三态输出的汽车级八路 D 型透明锁存器
SN74AC573QWRKSRQ1 TI

获取价格

具有三态输出的汽车级八路 D 型透明锁存器 | RKS | 20 | -40 to 125
SN74AC574 TI

获取价格

OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74AC574DB TI

获取价格

OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74AC574DBLE TI

获取价格

OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74AC574DBR TI

获取价格

OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74AC574DBRE4 TI

获取价格

OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS