SN74AC533

更新时间： 2024-11-17 23:03:07

品牌	Logo	应用领域
德州仪器 - TI		锁存器输出元件
页数	文件大小	规格书
6页	123K
描述
OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SN74AC533 数据手册

SN54AC533, SN74AC533

OCTAL TRANSPARENT D-TYPE LATCHES

WITH 3-STATE OUTPUTS

SCAS555A – NOVEMBER 1995 – REVISED MAY 1996

SN54AC533 . . . J OR W PACKAGE

SN74AC533 . . . DB, DW, N, OR PW PACKAGE

(TOP VIEW)

3-State Inverting Outputs Drive Bus Lines

Directly

Full Parallel Access for Loading

EPIC (Enhanced-Performance Implanted

CMOS) 1-µm Process

Package Options Include Plastic

Small-Outline (DW), Shrink Small-Outline

(DB), Thin Shrink Small-Outline (PW),

Ceramic Chip Carriers (FK) and

Flatpacks (W), and Standard Plastic (N) and

Ceramic (J) DIPs

description

GND

The ’AC533 are octal transparent D-type latches

with 3-state outputs. When the latch-enable (LE)

SN54AC533 . . . FK PACKAGE

(TOP VIEW)

input is high, the

Q outputs follow the

complements of the data (D) inputs. When LE is

taken low, the Q outputs are latched at the inverse

logic levels set up at the D inputs.

2 1 20 19

A buffered output-enable (OE) input can be used

to place the eight outputs in either a normal logic

state (high or low logic levels) or a high-

impedance state. In the high-impedance state,

the outputs neither load nor drive the bus lines

significantly. The high-impedance state and

increased drive provide the capability to drive bus

lines without need for interface or pullup

components.

17 7D

9 10 11 12 13

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered

while the outputs are in the high-impedance state.

The SN54AC533 is characterized for operation over the full military temperature range of –55°C to 125°C. The

SN74AC533 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE

(each latch)

INPUTS

OUTPUT

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION

DATA information current as of publication date. Products conform to

specifications per the terms of Texas Instruments standard warranty.

Production processing does not necessarily include testing of all

parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6

中文翻译

下载PDF

与SN74AC533相关器件

型号	品牌	获取价格	描述	数据表
SN74AC533DB	TI	获取价格	OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74AC533DBLE	TI	获取价格	OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74AC533DBR	TI	获取价格	OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74AC533DBRE4	TI	获取价格	OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74AC533DBRG4	TI	获取价格	OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74AC533DW	TI	获取价格	OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74AC533DWG4	TI	获取价格	OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74AC533DWR	TI	获取价格	OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74AC533DWRE4	TI	获取价格	OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74AC533DWRG4	TI	获取价格	OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

与SN74AC533相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

17
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

12
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

42
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

37

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74AC533

SN74AC533 数据手册

与SN74AC533相关器件

与SN74AC533相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74AC533

SN74AC533 数据手册

与SN74AC533相关器件

与SN74AC533相关文章

您还可以找

您在本页遇到什么问题？