5秒后页面跳转
SN74AC08D PDF预览

SN74AC08D

更新时间: 2024-10-31 22:59:15
品牌 Logo 应用领域
德州仪器 - TI 输入元件
页数 文件大小 规格书
5页 82K
描述
QUADRUPLE 2-INPUT POSITIVE-AND GATES

SN74AC08D 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:SOIC
包装说明:SOP, SOP14,.25针数:14
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:0.93系列:AC
JESD-30 代码:R-PDSO-G14JESD-609代码:e4
长度:8.65 mm负载电容(CL):50 pF
逻辑集成电路类型:AND GATE最大I(ol):0.024 A
湿度敏感等级:1功能数量:4
输入次数:2端子数量:14
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP14,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE包装方法:TUBE
峰值回流温度(摄氏度):260电源:3.3/5 V
最大电源电流(ICC):0.02 mAProp。Delay @ Nom-Sup:10 ns
传播延迟(tpd):10 ns认证状态:Not Qualified
施密特触发器:NO座面最大高度:1.75 mm
子类别:Gates最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:3.91 mmBase Number Matches:1

SN74AC08D 数据手册

 浏览型号SN74AC08D的Datasheet PDF文件第2页浏览型号SN74AC08D的Datasheet PDF文件第3页浏览型号SN74AC08D的Datasheet PDF文件第4页浏览型号SN74AC08D的Datasheet PDF文件第5页 
SN54AC08, SN74AC08  
QUADRUPLE 2-INPUT POSITIVE-AND GATES  
SCAS536B – SEPTEMBER 1995 – REVISED SEPTEMBER 1996  
SN54AC08 . . . J OR W PACKAGE  
SN74AC08 . . . D, DB, N, OR PW PACKAGE  
(TOP VIEW)  
EPIC (Enhanced-Performance Implanted  
CMOS) 1-µm Process  
Package Options Include Plastic  
Small-Outline (D), Shrink Small-Outline  
(DB), and Thin Shrink Small-Outline (PW)  
Packages, Ceramic Chip Carriers (FK) and  
Flatpacks (W), and Standard Plastic (N) and  
Ceramic (J) DIPS  
1A  
1B  
1Y  
2A  
2B  
V
CC  
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
4B  
4A  
4Y  
3B  
3A  
3Y  
2Y  
GND  
description  
8
The ’AC08 are quadruple 2-input positive-AND  
gates. These devices perform the Boolean  
function Y = A B or Y = A + B in positive logic.  
SN54AC08 . . . FK PACKAGE  
(TOP VIEW)  
The SN54AC08 is characterized for operation  
over the full military temperature range of 55°C  
to 125°C. The SN74AC08 is characterized for  
operation from 40°C to 85°C.  
3
2
1
20 19  
18  
4A  
NC  
4Y  
NC  
3B  
1Y  
NC  
2A  
4
5
6
7
8
17  
16  
15  
14  
FUNCTION TABLE  
(each gate)  
NC  
2B  
INPUTS  
OUTPUT  
Y
A
H
L
B
H
X
L
9 10 11 12 13  
H
L
L
X
NC – No internal connection  
logic symbol  
logic diagram, each gate (positive logic)  
1
1A  
2
A
&
3
Y
1Y  
1B  
4
B
2A  
5
6
8
2Y  
3Y  
2B  
9
3A  
10  
3B  
12  
4A  
11  
4Y  
13  
4B  
This symbol is in accordance with ANSI/IEEE Std 91-1984 and  
IEC Publication 617-12.  
Pin numbers shown are for the D, DB, J, N, PW, and W packages.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC is a trademark of Texas Instruments Incorporated.  
Copyright 1996, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

SN74AC08D 替代型号

型号 品牌 替代类型 描述 数据表
SN74AC08DRE4 TI

完全替代

QUADRUPLE 2-INPUT POSITIVE-AND GATES
SN74AC08DR TI

类似代替

QUADRUPLE 2-INPUT POSITIVE-AND GATES
CD74AC08M TI

类似代替

Quad 2-Input AND Gate

与SN74AC08D相关器件

型号 品牌 获取价格 描述 数据表
SN74AC08DB TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-AND GATES
SN74AC08DBLE TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-AND GATES
SN74AC08DBR TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-AND GATES
SN74AC08DBRE4 TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-AND GATES
SN74AC08DBRE4 ROCHESTER

获取价格

AND Gate, AC Series, 4-Func, 2-Input, CMOS, PDSO14, GREEN, PLASTIC, SSOP-14
SN74AC08DBRG4 ROCHESTER

获取价格

AND Gate, AC Series, 4-Func, 2-Input, CMOS, PDSO14, GREEN, PLASTIC, SSOP-14
SN74AC08DE4 TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-AND GATES
SN74AC08DG4 TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-AND GATES
SN74AC08DR TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-AND GATES
SN74AC08DRE4 TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-AND GATES