5秒后页面跳转
SN74ABTH162245DGVR PDF预览

SN74ABTH162245DGVR

更新时间: 2024-11-25 13:13:47
品牌 Logo 应用领域
德州仪器 - TI 总线收发器输出元件
页数 文件大小 规格书
8页 121K
描述
ABT SERIES, DUAL 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO48, GREEN, PLASTIC, TVSOP-48

SN74ABTH162245DGVR 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:TSSOP, TSSOP48,.25,16针数:48
Reach Compliance Code:unknownHTS代码:8542.39.00.01
Factory Lead Time:1 week风险等级:5.58
其他特性:WITH DIRECTION CONTROL控制类型:COMMON CONTROL
计数方向:BIDIRECTIONAL系列:ABT
JESD-30 代码:R-PDSO-G48JESD-609代码:e4
长度:9.7 mm逻辑集成电路类型:BUS TRANSCEIVER
最大I(ol):0.064 A湿度敏感等级:1
位数:8功能数量:2
端口数量:2端子数量:48
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE WITH SERIES RESISTOR输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP48,.25,16封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法:TAPE AND REEL
峰值回流温度(摄氏度):260电源:5 V
最大电源电流(ICC):32 mAProp。Delay @ Nom-Sup:5.1 ns
传播延迟(tpd):5.1 ns认证状态:Not Qualified
座面最大高度:1.2 mm子类别:Bus Driver/Transceivers
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:BICMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.4 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED翻译:N/A
宽度:4.4 mmBase Number Matches:1

SN74ABTH162245DGVR 数据手册

 浏览型号SN74ABTH162245DGVR的Datasheet PDF文件第2页浏览型号SN74ABTH162245DGVR的Datasheet PDF文件第3页浏览型号SN74ABTH162245DGVR的Datasheet PDF文件第4页浏览型号SN74ABTH162245DGVR的Datasheet PDF文件第5页浏览型号SN74ABTH162245DGVR的Datasheet PDF文件第6页浏览型号SN74ABTH162245DGVR的Datasheet PDF文件第7页 
SN54ABTH162245, SN74ABTH162245  
16-BIT BUS TRANSCEIVERS  
WITH 3-STATE OUTPUTS  
SCBS712A – FEBRUARY 1998 – REVISED APRIL 1999  
SN54ABTH162245 . . . WD PACKAGE  
SN74ABTH162245 . . . DGG, DGV, OR DL PACKAGE  
(TOP VIEW)  
Members of the Texas Instruments  
Widebus Family  
A-Port Outputs Have Equivalent 25-Ω  
Series Resistors, So No External Resistors  
Are Required  
1
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
26  
25  
1DIR  
1B1  
1B2  
GND  
1B3  
1B4  
1OE  
1A1  
1A2  
GND  
1A3  
1A4  
2
State-of-the-Art EPIC-ΙΙB BiCMOS Design  
Significantly Reduces Power Dissipation  
3
4
Typical V  
< 1 V at V  
(Output Ground Bounce)  
5
OLP  
CC  
= 5 V, T = 25°C  
6
A
7
V
V
Distributed V  
Minimizes High-Speed Switching Noise  
and GND Pin Configuration  
CC  
CC  
CC  
8
1B5  
1B6  
GND  
1B7  
1B8  
2B1  
2B2  
GND  
2B3  
2B4  
1A5  
1A6  
GND  
1A7  
1A8  
2A1  
2A2  
GND  
2A3  
2A4  
9
Flow-Through Architecture Optimizes PCB  
Layout  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
Bus Hold on Data Inputs Eliminates the  
Need for External Pullup/Pulldown  
Resistors  
Latch-Up Performance Exceeds 500 mA Per  
JESD 17  
ESD Protection Exceeds 2000 V Per  
MIL-STD-833, Method 3015; Exceeds 200 V  
Using Machine Model (C = 200 pF, R = 0)  
V
V
CC  
CC  
2B5  
2B6  
GND  
2B7  
2B8  
2DIR  
2A5  
2A6  
GND  
2A7  
2A8  
2OE  
Package Options Include Plastic Thin  
Shrink Small-Outline (DGG), Thin Very  
Small-Outline (DGV), and Shrink  
Small-Outline (DL) Packages and 380-mil  
Fine-Pitch Ceramic Flat (WD) Package  
Using 25-mil Center-to-Center Spacings  
description  
The ’ABTH162245 devices are 16-bit noninverting 3-state transceivers designed for synchronous two-way  
communication between data buses. The control-function implementation minimizes external timing  
requirements.  
These devices can be used as two 8-bit transceivers or one 16-bit transceiver. They allow data transmission  
from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control  
(DIR) input. The output-enable (OE) input can be used to disable the device so that the buses are effectively  
isolated.  
The A-port outputs, which are designed to source or sink up to 12 mA, include equivalent 25-series resistors  
to reduce overshoot and undershoot.  
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.  
To ensure the high-impedance state during power up or power down, OE should be tied to V through a pullup  
CC  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
The SN54ABTH162245 is characterized for operation over the full military temperature range of –55°C to  
125°C. The SN74ABTH162245 is characterized for operation from –40°C to 85°C.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus and EPIC-ΙΙB are trademarks of Texas Instruments Incorporated.  
Copyright 1999, Texas Instruments Incorporated  
UNLESS OTHERWISE NOTED this document contains PRODUCTION  
DATA information current as of publication date. Products conform to  
specifications per the terms of Texas Instruments standard warranty.  
Production processing does not necessarily include testing of all  
parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN74ABTH162245DGVR相关器件

型号 品牌 获取价格 描述 数据表
SN74ABTH162245DL TI

获取价格

16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SN74ABTH162245DLR TI

获取价格

ABT SERIES, DUAL 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO48, GREEN, PLASTIC, SSOP-48
SN74ABTH162260 TI

获取价格

12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCHES WITH SERIES-DAMPING RESISTORS AND 3-STATE OUTP
SN74ABTH162260DL TI

获取价格

12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCHES WITH SERIES-DAMPING RESISTORS AND 3-STATE OUTP
SN74ABTH162260DLR TI

获取价格

12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCHES WITH SERIES-DAMPING RESISTORS AND 3-STATE OUTP
SN74ABTH16244 TI

获取价格

16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74ABTH16244DGG TI

获取价格

16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74ABTH16244DGGR TI

获取价格

16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74ABTH16244DGV TI

获取价格

16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74ABTH16244DGVR TI

获取价格

ABT SERIES, QUAD 4-BIT DRIVER, TRUE OUTPUT, PDSO48, PLASTIC, TVSOP-48