5秒后页面跳转
捷配首页

Datasheet > 暂无类别数据> SN74ABT841DBLE
SN74ABT841DBLE PDF预览

SN74ABT841DBLE

更新时间： 2024-09-17 13:13:47
品牌 Logo 应用领域
德州仪器 - TI 锁存器输出元件
页数 文件大小 规格书
7页 112K
描述
暂无描述

阅读下载

中文翻译

获取价格

SN74ABT841DBLE 数据手册

 浏览型号SN74ABT841DBLE的Datasheet PDF文件第2页浏览型号SN74ABT841DBLE的Datasheet PDF文件第3页浏览型号SN74ABT841DBLE的Datasheet PDF文件第4页浏览型号SN74ABT841DBLE的Datasheet PDF文件第5页浏览型号SN74ABT841DBLE的Datasheet PDF文件第6页浏览型号SN74ABT841DBLE的Datasheet PDF文件第7页 
SN54ABT841, SN74ABT841A  
10-BIT BUS-INTERFACE D-TYPE LATCHES  
WITH 3-STATE OUTPUTS  
SCBS196D – FEBRUARY 1991 – REVISED MAY 1997  
SN54ABT841 . . . JT OR W PACKAGE  
SN74ABT841A . . . DB, DW, NT, OR PW PACKAGE  
(TOP VIEW)  
State-of-the-Art EPIC-ΙΙB BiCMOS Design  
Significantly Reduces Power Dissipation  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015; Exceeds 200 V  
Using Machine Model (C = 200 pF, R = 0)  
OE  
1D  
2D  
3D  
4D  
5D  
6D  
7D  
8D  
1
2
3
4
5
6
7
8
9
24  
V
CC  
23 1Q  
22 2Q  
21 3Q  
20 4Q  
19 5Q  
18 6Q  
17 7Q  
16 8Q  
15 9Q  
14 10Q  
13 LE  
Latch-Up Performance Exceeds 500 mA Per  
JEDEC Standard JESD-17  
Typical V  
(Output Ground Bounce) < 1 V  
OLP  
at V  
= 5 V, T = 25°C  
CC  
A
High-Impedance State During Power Up  
and Power Down  
High-Drive Outputs (–32-mA I , 64-mA I  
OH  
)
OL  
9D 10  
10D 11  
GND 12  
Package Options Include Plastic  
Small-Outline (DW), Shrink Small-Outline  
(DB), and Thin Shrink Small-Outline (PW)  
Packages, Ceramic Chip Carriers (FK),  
Ceramic Flat (W) Package, and Plastic (NT)  
and Ceramic (JT) DIPs  
SN54ABT841 . . . FK PACKAGE  
(TOP VIEW)  
description  
4
3
2
1 28 27 26  
25  
The SN54ABT841 and SN74ABT841A 10-bit  
latches are designed specifically for driving highly  
capacitive or relatively low-impedance loads.  
They are particularly suitable for implementing  
buffer registers, I/O ports, bidirectional bus  
drivers, and working registers.  
5
3D  
4D  
5D  
NC  
6D  
7D  
8D  
3Q  
4Q  
5Q  
NC  
6Q  
7Q  
8Q  
6
24  
23  
22  
21  
20  
19  
7
8
9
10  
11  
The ten transparent D-type latches provide true  
data at their outputs.  
12 13 14 15 16 17 18  
A buffered output-enable (OE) input can be used  
to place the ten outputs in either a normal logic  
state (high or low logic levels) or  
a
NC – No internal connection  
high-impedance state. In the high-impedance  
state, the outputs neither load nor drive the bus  
lines significantly. The high-impedance state and  
increased drive provide the capability to drive bus  
lines without need for interface or pullup  
components.  
OE does not affect the internal operations of the latch. Previously stored data can be retained or new data can  
be entered while the outputs are in the high-impedance state.  
When V  
is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down.  
CC  
However, to ensure the high-impedance state above 2.1 V, OE should be tied to V  
the minimum value of the resistor is determined by the current-sinking capability of the driver.  
through a pullup resistor;  
CC  
The SN54ABT841 is characterized for operation over the full military temperature range of –55°C to 125°C. The  
SN74ABT841A is characterized for operation from –40°C to 85°C.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC-ΙΙB is a trademark of Texas Instruments Incorporated.  
Copyright 1997, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567

中文翻译

下载PDF

SN74ABT841DBLE 替代型号

型号 品牌 替代类型 描述 数据表
SN74ABT841ADBRG4 TI

功能相似

 10-BIT BUS-INTERFACE D-TYPE LATCHES ITH 3-STATE OUTPUTS
SN74ABT841ADBRE4 TI

功能相似

 10-BIT BUS-INTERFACE D-TYPE LATCHES ITH 3-STATE OUTPUTS
SN74ABT841ADBR TI

功能相似

 10-BIT BUS-INTERFACE D-TYPE LATCHES ITH 3-STATE OUTPUTS

与SN74ABT841DBLE相关器件

型号 品牌 获取价格 描述 数据表
SN74ABT841DWR TI

获取价格

 		10-Bit Bus-Interface D-Type Latches With 3-State Outputs 24-SOIC -40 to 85
SN74ABT841NT TI

获取价格

 		暂无描述
SN74ABT843 TI

获取价格

 		9-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74ABT843DB TI

获取价格

 		9-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74ABT843DBLE TI

获取价格

 		9-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74ABT843DBR TI

获取价格

 		9-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74ABT843DBRE4 TI

获取价格

 		9-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74ABT843DBRG4 TI

获取价格

 		9-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74ABT843DW TI

获取价格

 		9-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74ABT843DWE4 TI

获取价格

 		9-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

与SN74ABT841DBLE相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证