5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> SN74ABT823NT
SN74ABT823NT PDF预览

SN74ABT823NT

更新时间： 2024-11-10 23:06:11
品牌 Logo 应用领域
德州仪器 - TI 触发器输出元件
页数 文件大小 规格书
7页 112K
描述
9-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

SN74ABT823NT 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Obsolete零件包装代码：DIP
包装说明：DIP, DIP24,.3针数：24
Reach Compliance Code：compliantHTS代码：8542.39.00.01
风险等级：5.81Samacsys Description：9-BIT BUS-INTERFACE FLIP-FLOPS
其他特性：WITH CLEAR AND CLOCK ENABLE系列：ABT
JESD-30 代码：R-PDIP-T24JESD-609代码：e4
长度：31.64 mm负载电容（CL）：50 pF
逻辑集成电路类型：BUS DRIVER最大频率@ Nom-Sup：125000000 Hz
最大I（ol）：0.064 A位数：9
功能数量：1端口数量：2
端子数量：24最高工作温度：85 °C
最低工作温度：-40 °C输出特性：3-STATE
输出极性：TRUE封装主体材料：PLASTIC/EPOXY
封装代码：DIP封装等效代码：DIP24,.3
封装形状：RECTANGULAR封装形式：IN-LINE
峰值回流温度（摄氏度）：NOT SPECIFIED电源：5 V
最大电源电流（ICC）：38 mA传播延迟（tpd）：6.8 ns
认证状态：Not Qualified座面最大高度：5.08 mm
子类别：FF/Latches最大供电电压 (Vsup)：5.5 V
最小供电电压 (Vsup)：4.5 V标称供电电压 (Vsup)：5 V
表面贴装：NO技术：BICMOS
温度等级：INDUSTRIAL端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式：THROUGH-HOLE端子节距：2.54 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
触发器类型：POSITIVE EDGE宽度：7.62 mm

SN74ABT823NT 数据手册

 浏览型号SN74ABT823NT的Datasheet PDF文件第2页浏览型号SN74ABT823NT的Datasheet PDF文件第3页浏览型号SN74ABT823NT的Datasheet PDF文件第4页浏览型号SN74ABT823NT的Datasheet PDF文件第5页浏览型号SN74ABT823NT的Datasheet PDF文件第6页浏览型号SN74ABT823NT的Datasheet PDF文件第7页 
SN54ABT823, SN74ABT823  
9-BIT BUS-INTERFACE FLIP-FLOPS  
WITH 3-STATE OUTPUTS  
SCBS158E – JANUARY 1991 – REVISED MAY 1997  
SN54ABT823 . . . JT OR W PACKAGE  
SN74ABT823 . . . DB, DW, OR NT PACKAGE  
(TOP VIEW)  
State-of-the-Art EPIC-ΙΙB BiCMOS Design  
Significantly Reduces Power Dissipation  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015; Exceeds 200 V  
Using Machine Model (C = 200 pF, R = 0)  
OE  
1D  
2D  
3D  
4D  
5D  
6D  
7D  
8D  
1
2
3
4
5
6
7
8
9
24  
V
CC  
23 1Q  
22 2Q  
21 3Q  
20 4Q  
19 5Q  
18 6Q  
17 7Q  
16 8Q  
15 9Q  
14 CLKEN  
13 CLK  
Latch-Up Performance Exceeds 500 mA Per  
JEDEC Standard JESD-17  
Typical V  
(Output Ground Bounce) < 1 V  
OLP  
at V  
= 5 V, T = 25°C  
CC  
A
High-Impedance State During Power Up  
and Power Down  
High-Drive Outputs (–32-mA I , 64-mA I  
OH  
)
OL  
9D 10  
CLR 11  
GND 12  
Buffered Control Inputs to Reduce  
dc Loading Effects  
Package Options Include Plastic  
Small-Outline (DW) and Shrink  
Small-Outline (DB) Packages, Ceramic Chip  
Carriers (FK) and Flatpacks (W), and  
Standard Plastic (NT) and Ceramic (JT)  
DIPs  
SN54ABT823 . . . FK PACKAGE  
(TOP VIEW)  
4
3
2
1
28 27 26  
25  
5
3D  
4D  
5D  
NC  
6D  
7D  
8D  
3Q  
4Q  
5Q  
NC  
6Q  
7Q  
8Q  
description  
6
24  
23  
22  
21  
20  
19  
These 9-bit flip-flops feature 3-state outputs  
designed specifically for driving highly capacitive  
or relatively low-impedance loads. They are  
particularly suitable for implementing wider buffer  
registers, I/O ports, bidirectional bus drivers with  
parity, and working registers.  
7
8
9
10  
11  
12 13 14 15 16 17 18  
With the clock-enable (CLKEN) input low, the nine  
D-type edge-triggered flip-flops enter data on the  
low-to-high transitions of the clock. TakingCLKEN  
high disables the clock buffer, thus latching the  
outputs. Taking the clear (CLR) input low causes  
the nine Q outputs to go low, independently of the  
clock.  
NC – No internal connection  
A buffered output-enable (OE) input can be used to place the nine outputs in either a normal logic state (high  
or low logic level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive  
thebuslinessignificantly. Thehigh-impedancestateandincreaseddriveprovidethecapabilitytodrivebuslines  
without need for interface or pullup components.  
When V  
is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down.  
CC  
However, to ensure the high-impedance state above 2.1 V, OE should be tied to V  
the minimum value of the resistor is determined by the current-sinking capability of the driver.  
through a pullup resistor;  
CC  
The SN54ABT823 is characterized for operation over the full military temperature range of –55°C to 125°C. The  
SN74ABT823 is characterized for operation from –40°C to 85°C.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC-ΙΙB is a trademark of Texas Instruments Incorporated.  
Copyright 1997, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567

中文翻译

下载PDF

SN74ABT823NT 替代型号

型号 品牌 替代类型 描述 数据表
SN74ABT823DW TI

完全替代

 9-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74ABT823DWR TI

类似代替

 具有三态输出的 9 位总线接口触发器 | DW | 24 | -40 to 85
SN74ABT823DBR TI

类似代替

 9-Bit Bus-Interface Flip-Flops With 3-State Outputs 24-SSOP -40 to 85

与SN74ABT823NT相关器件

型号 品牌 获取价格 描述 数据表
SN74ABT823NTE4 TI

获取价格

 		ABT SERIES, 9-BIT DRIVER, TRUE OUTPUT, PDIP24, PLASTIC, DIP-24
SN74ABT8245 TI

获取价格

 		SCAN TEST DEVICES WITH OCTAL BUS TRANSCEIVERS
SN74ABT8245DB TI

获取价格

 		ABT SERIES, 8-BIT BOUNDARY SCAN TRANSCEIVER, TRUE OUTPUT, PDSO24
SN74ABT8245DBR TI

获取价格

 		暂无描述
SN74ABT8245DW TI

获取价格

 		SCAN TEST DEVICES WITH OCTAL BUS TRANSCEIVERS
SN74ABT8245DWE4 TI

获取价格

 		SCAN TEST DEVICES WITH OCTAL BUS TRANSCEIVERS
SN74ABT8245DWG4 TI

获取价格

 		SCAN TEST DEVICES WITH OCTAL BUS TRANSCEIVERS
SN74ABT8245DWR TI

获取价格

 		SCAN TEST DEVICES WITH OCTAL BUS TRANSCEIVERS
SN74ABT8245DWRE4 TI

获取价格

 		SCAN TEST DEVICES WITH OCTAL BUS TRANSCEIVERS
SN74ABT8245DWRG4 TI

获取价格

 		SCAN TEST DEVICES WITH OCTAL BUS TRANSCEIVERS

与SN74ABT823NT相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证