5秒后页面跳转
SN74ABT821ADWR PDF预览

SN74ABT821ADWR

更新时间: 2024-09-25 11:07:03
品牌 Logo 应用领域
德州仪器 - TI 驱动信息通信管理光电二极管逻辑集成电路触发器总线驱动器总线收发器
页数 文件大小 规格书
7页 111K
描述
具有三态输出的 10 位总线接口触发器 | DW | 24 | -40 to 85

SN74ABT821ADWR 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:SOIC
包装说明:SOP, SOP24,.4针数:24
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:1.07控制类型:INDEPENDENT CONTROL
计数方向:UNIDIRECTIONAL系列:ABT
JESD-30 代码:R-PDSO-G24JESD-609代码:e4
长度:15.4 mm负载电容(CL):50 pF
逻辑集成电路类型:BUS DRIVER最大频率@ Nom-Sup:125000000 Hz
最大I(ol):0.064 A湿度敏感等级:1
位数:10功能数量:1
端口数量:2端子数量:24
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP24,.4封装形状:RECTANGULAR
封装形式:SMALL OUTLINE包装方法:TR
峰值回流温度(摄氏度):260电源:5 V
最大电源电流(ICC):38 mAProp。Delay @ Nom-Sup:6.7 ns
传播延迟(tpd):6.7 ns认证状态:Not Qualified
座面最大高度:2.65 mm子类别:FF/Latches
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:BICMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED翻译:N/A
触发器类型:POSITIVE EDGE宽度:7.5 mm
Base Number Matches:1

SN74ABT821ADWR 数据手册

 浏览型号SN74ABT821ADWR的Datasheet PDF文件第2页浏览型号SN74ABT821ADWR的Datasheet PDF文件第3页浏览型号SN74ABT821ADWR的Datasheet PDF文件第4页浏览型号SN74ABT821ADWR的Datasheet PDF文件第5页浏览型号SN74ABT821ADWR的Datasheet PDF文件第6页浏览型号SN74ABT821ADWR的Datasheet PDF文件第7页 
SN54ABT821, SN74ABT821A  
10-BIT BUS-INTERFACE FLIP-FLOPS  
WITH 3-STATE OUTPUTS  
SCBS193E – FEBRUARY 1991 – REVISED MAY 1997  
SN54ABT821 . . . JT OR W PACKAGE  
SN74ABT821A . . . DB, DW, OR NT PACKAGE  
(TOP VIEW)  
State-of-the-Art EPIC-ΙΙB BiCMOS Design  
Significantly Reduces Power Dissipation  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015  
OE  
1D  
2D  
3D  
4D  
5D  
6D  
7D  
8D  
1
2
3
4
5
6
7
8
9
24  
V
CC  
Latch-Up Performance Exceeds 500 mA Per  
JEDEC Standard JESD-17  
23 1Q  
22 2Q  
21 3Q  
20 4Q  
19 5Q  
18 6Q  
17 7Q  
16 8Q  
15 9Q  
14 10Q  
13 CLK  
Typical V  
(Output Ground Bounce) < 1 V  
OLP  
at V  
= 5 V, T = 25°C  
CC  
A
High-Impedance State During Power Up  
and Power Down  
High-Drive Outputs (–32-mA I , 64-mA I  
OH  
)
OL  
Package Options Include Plastic  
Small-Outline (DW) and Shrink  
Small-Outline (DB) Packages, Ceramic Chip  
Carriers (FK), Ceramic Flat (W) Package,  
and Plastic (NT) and Ceramic (JT) DIPs  
9D 10  
10D 11  
GND 12  
SN54ABT821 . . . FK PACKAGE  
(TOP VIEW)  
description  
These 10-bit flip-flops feature 3-state outputs  
designed specifically for driving highly capacitive  
or relatively low-impedance loads. They are  
particularly suitable for implementing wider buffer  
registers, I/O ports, bidirectional bus drivers with  
parity, and working registers.  
4
3
2
1
28 27 26  
25  
3D  
4D  
5D  
NC  
6D  
7D  
8D  
3Q  
4Q  
5Q  
NC  
6Q  
7Q  
8Q  
5
24  
23  
22  
21  
20  
19  
6
7
8
The ten flip-flops are edge-triggered D-type  
flip-flops. On the positive transition of the clock  
(CLK) input, the devices provide true data at the  
Q outputs.  
9
10  
11  
12 13 14 15 16 17 18  
A buffered output-enable (OE) input can be used  
to place the ten outputs in either a normal logic  
state (high or low logic levels) or a high-impe-  
dance state. In the high-impedance state, the  
outputs neither load nor drive the bus lines  
significantly. The high-impedance state and  
increased drive provide the capability to drive bus  
lines without need for interface or pullup  
components.  
NC – No internal connection  
OE does not affect the internal operations of the latch. Previously stored data can be retained or new data can  
be entered while the outputs are in the high-impedance state.  
When V  
is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down.  
CC  
However, to ensure the high-impedance state above 2.1 V, OE should be tied to V  
the minimum value of the resistor is determined by the current-sinking capability of the driver.  
through a pullup resistor;  
CC  
The SN54ABT821 is characterized for operation over the full military temperature range of –55°C to 125°C. The  
SN74ABT821A is characterized for operation from –40°C to 85°C.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC-ΙΙB is a trademark of Texas Instruments Incorporated.  
Copyright 1997, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

SN74ABT821ADWR 替代型号

型号 品牌 替代类型 描述 数据表
SN74ABT821ANT TI

完全替代

10-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74ABT821ADW TI

类似代替

10-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

与SN74ABT821ADWR相关器件

型号 品牌 获取价格 描述 数据表
SN74ABT821ADWRE4 TI

获取价格

ABT SERIES, 10-BIT DRIVER, TRUE OUTPUT, PDSO24, PLASTIC, SO-24
SN74ABT821ANSR TI

获取价格

暂无描述
SN74ABT821ANSRE4 TI

获取价格

ABT SERIES, 10-BIT DRIVER, TRUE OUTPUT, PDSO24, GREEN, PLASTIC, SOP-24
SN74ABT821ANSRG4 TI

获取价格

ABT SERIES, 10-BIT DRIVER, TRUE OUTPUT, PDSO24, GREEN, PLASTIC, SOP-24
SN74ABT821ANT TI

获取价格

10-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74ABT821ANTE4 TI

获取价格

ABT SERIES, 10-BIT DRIVER, TRUE OUTPUT, PDIP24, PLASTIC, DIP-24
SN74ABT821DB TI

获取价格

ABT SERIES, 10-BIT DRIVER, TRUE OUTPUT, PDSO24
SN74ABT821DBLE TI

获取价格

10-Bit Bus Interface Flip-Flops With 3-State Outputs 24-SSOP -40 to 85
SN74ABT821DBR TI

获取价格

ABT SERIES, 10-BIT DRIVER, TRUE OUTPUT, PDSO24, PLASTIC, SSOP-24
SN74ABT821DW TI

获取价格

10-Bit Bus Interface Flip-Flops With 3-State Outputs 24-SOIC -40 to 85