Datasheet > SN74ABT3612PCB

SN74ABT3612PCB

更新时间： 2024-09-22 22:36:51

品牌	Logo	应用领域
德州仪器 - TI		存储
页数	文件大小	规格书
31页	461K
描述
64 】 36 】 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SN74ABT3612PCB 数据手册

SN74ABT3612

64 × 36 × 2

CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY

SCBS129G – JULY 1992 – REVISED APRIL 1998

Free-Running CLKA and CLKB Can Be

Asynchronous or Coincident

EFB, FFB, AEB, and AFB Flags

Synchronized by CLKB

Two Independent 64 × 36 Clocked FIFOs

Passive Parity Checking on Each Port

Buffering Data in Opposite Directions

Parity Generation Can Be Selected for Each

Port

Mailbox-Bypass Register for Each FIFO

Programmable Almost-Full and

Almost-Empty Flags

Low-Power Advanced BiCMOS Technology

Supports Clock Frequencies up to 67 MHz

Fast Access Times of 10 ns

Microprocessor Interface Control Logic

EFA, FFA, AEA, and AFA Flags

Synchronized by CLKA

Package Options Include 120-Pin Thin

Quad Flat (PCB) and 132-Pin Plastic Quad

Flat (PQ) Packages

description

The SN74ABT3612 is a high-speed, low-power BiCMOS bidirectional clocked FIFO memory. It supports clock

frequencies up to 67 MHz and has read access times as fast as 10 ns. Two independent 64 × 36 dual-port SRAM

FIFOs in this device buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions

and two programmable flags (almost-full and almost-empty) to indicate when a selected number of words is

stored in memory. Communication between each port can bypass the FIFOs via two 36-bit mailbox registers.

Each mailbox register has a flag to signal when new mail has been stored. Parity is checked passively on each

port and can be ignored if not desired. Parity generation can be selected for data read from each port. Two or

more devices can be used in parallel to create wider datapaths.

The SN74ABT3612 is a clocked FIFO, which means each port employs a synchronous interface. All data

transfers through a port are gated to the low-to-high transition of a port clock by enable signals. The clocks for

each port are independent of one another and can be asynchronous or coincident. The enables for each port

are arranged to provide a simple bidirectional interface between microprocessors and/or buses with

synchronous control.

The full flag (FFA, FFB) and almost-full (AFA, AFB) flag of a FIFO are two-stage synchronized to the port clock

that writes data to its array. The empty flag (EFA, EFB) and almost-empty (AEA, AEB) flag of a FIFO are

two-stage synchronized to the port clock that reads data from its array.

The SN74ABT3612 is characterized for operation from 0°C to 70°C.

For more information on this device family, see the following application reports:

FIFO Mailbox-Bypass Registers: Using Bypass Registers to Initialize DMA Control (literature number

SCAA007)

Parity-Generate and Parity-Check Features for High-Bandwidth-Computing FIFO Applications

(literature number SCAA015)

Metastability Performance of Clocked FIFOs (literature number SCZA004)

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7...31

中文翻译

下载PDF

与SN74ABT3612PCB相关器件

型号	品牌	获取价格	描述	数据表
SN74ABT3612PQ	TI	获取价格	64 】 36 】 2 CLOCKED BIDIRECTIONAL FIRST-IN, F
SN74ABT3613	TI	获取价格	64 】 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY WI
SN74ABT3613-15PCBR	TI	获取价格	64X36 OTHER FIFO, 10ns, PQFP120, PLASTIC, HLQFP-120
SN74ABT3613-15PQ	TI	获取价格	64 x 36 synchronous FIFO memory 132-BQFP 0 to 70
SN74ABT3613-20PCB	ROCHESTER	获取价格	64X36 OTHER FIFO, 12ns, PQFP120, PLASTIC, HLQFP-120
SN74ABT3613-20PCB	TI	获取价格	CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING
SN74ABT3613-20PCBR	TI	获取价格	64X36 OTHER FIFO, 12ns, PQFP120, PLASTIC, HLQFP-120
SN74ABT3613-20PQ	TI	获取价格	64 x 36 synchronous FIFO memory 132-BQFP 0 to 70
SN74ABT3613-20PQ	ROCHESTER	获取价格	64X36 OTHER FIFO, 12ns, PQFP132, PLASTIC, BQFP-132
SN74ABT3613-30PCB	TI	获取价格	64 x 36 synchronous FIFO memory 120-HLQFP 0 to 70

与SN74ABT3612PCB相关文章

SK海力士量产12层HBM3E，容量高达36GB
2024-09-27

2
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
2024-09-27

4
摩尔斯微电子在美国约书亚树国家公园测试 Wi-Fi HaLow
2024-09-18

77
贸泽上架Tallysman TW5386智能GNSS天线
2024-09-18

67

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74ABT3612PCB

SN74ABT3612PCB 数据手册

与SN74ABT3612PCB相关器件

与SN74ABT3612PCB相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74ABT3612PCB

SN74ABT3612PCB 数据手册

与SN74ABT3612PCB相关器件

与SN74ABT3612PCB相关文章

您还可以找

您在本页遇到什么问题？