5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> SN74ABT16373DLR
SN74ABT16373DLR PDF预览

SN74ABT16373DLR

更新时间： 2024-11-27 23:06:11
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器锁存器逻辑集成电路光电二极管输出元件信息通信管理
页数 文件大小 规格书
8页 127K
描述
16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

SN74ABT16373DLR 技术参数

是否无铅： 含铅是否Rohs认证： 不符合
生命周期：Obsolete零件包装代码：SSOP
包装说明：SSOP, SSOP48,.4针数：48
Reach Compliance Code：not_compliantHTS代码：8542.39.00.01
风险等级：5.31系列：ABT
JESD-30 代码：R-PDSO-G48长度：15.875 mm
负载电容（CL）：50 pF逻辑集成电路类型：BUS DRIVER
位数：8功能数量：2
端口数量：2端子数量：48
最高工作温度：85 °C最低工作温度：-40 °C
输出特性：3-STATE输出极性：TRUE
封装主体材料：PLASTIC/EPOXY封装代码：SSOP
封装等效代码：SSOP48,.4封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, SHRINK PITCH包装方法：TAPE AND REEL
峰值回流温度（摄氏度）：NOT SPECIFIED电源：5 V
最大电源电流（ICC）：85 mAProp。Delay @ Nom-Sup：6.3 ns
传播延迟（tpd）：6.7 ns认证状态：Not Qualified
座面最大高度：2.79 mm子类别：FF/Latches
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：4.5 V
标称供电电压 (Vsup)：5 V表面贴装：YES
技术：BICMOS温度等级：INDUSTRIAL
端子形式：GULL WING端子节距：0.635 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：7.5 mmBase Number Matches：1

SN74ABT16373DLR 数据手册

 浏览型号SN74ABT16373DLR的Datasheet PDF文件第2页浏览型号SN74ABT16373DLR的Datasheet PDF文件第3页浏览型号SN74ABT16373DLR的Datasheet PDF文件第4页浏览型号SN74ABT16373DLR的Datasheet PDF文件第5页浏览型号SN74ABT16373DLR的Datasheet PDF文件第6页浏览型号SN74ABT16373DLR的Datasheet PDF文件第7页 
SN54ABT16373, SN74ABT16373  
16-BIT TRANSPARENT D-TYPE LATCHES  
WITH 3-STATE OUTPUTS  
SCBS469 - FEBRUARY 1991 - REVISED OCTOBER 1992  
SN54ABT16373 . . . WD PACKAGE  
SN74ABT16373 . . . DL PACKAGE  
(TOP VIEW)  
• Members of the Texas Instruments  
Widebus Family  
• State-of-the-Art EPIC-ΙΙB BiCMOS Design  
Significantly Reduces Power Dissipation  
1OE  
1Q1  
1Q2  
GND  
1Q3  
1Q4  
1LE  
1
2
3
4
5
6
7
8
9
48  
• ESD Protection Exceeds 2000 V Per  
MIL-STD-883C, Method 3015; Exceeds  
200 V Using Machine Model (C = 200 pF,  
R = 0)  
47 1D1  
46 1D2  
45 GND  
44 1D3  
43 1D4  
• Latch-Up Performance Exceeds 500 mA  
Per JEDEC Standard JESD-17  
V
42  
V
CC  
CC  
• Typical V  
(Output Ground Bounce)  
1Q5  
1Q6  
41 1D5  
40 1D6  
39 GND  
38 1D7  
37 1D8  
36 2D1  
35 2D2  
34 GND  
33 2D3  
32 2D4  
OLP  
< 0.8 V at V  
= 5 V, T = 25°C  
CC  
A
GND 10  
1Q7 11  
1Q8 12  
2Q1 13  
2Q2 14  
GND 15  
2Q3 16  
2Q4 17  
• Distributed V  
and GND Pin Configuration  
Minimizes High-Speed Switching Noise  
CC  
• Flow-Through Architecture Optimizes  
PCB Layout  
• High-Drive Outputs (–32-mA I  
,
OH  
64-mA I  
)
OL  
• Packaged in Plastic 300-mil Shrink  
Small-Outline Packages and 380-mil  
Fine-Pitch Ceramic Flat Packages Using  
25-mil Center-to-Center Spacings  
V
18  
31  
V
CC  
CC  
2Q5 19  
2Q6 20  
GND 21  
2Q7 22  
2Q8 23  
2OE 24  
30 2D5  
29 2D6  
28 GND  
27 2D7  
26 2D8  
25 2LE  
description  
The 4ABT16373 is a 16-bit transparent D-type  
latch with 3-state outputs designed specifically for  
driving  
highly  
capacitive  
or  
relatively  
low-impedance loads. It is particularly suitable for  
implementing buffer registers, I/O ports,  
bidirectional bus drivers, and working registers.  
The device can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the  
Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the  
D inputs.  
A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high  
or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive  
the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus  
lines without need for interface or pullup components  
The output enable (OE) does not affect internal operations of the latch. Old data can be retained or new data  
can be entered while the outputs are in the high-impedance state.  
To ensure the high-impedance state during power up or power down, OE should be tied to V through a pullup  
CC  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
The SN74ABT16373 is available in TI’s shrink small-outline package (DL), which provides twice the I/O pin  
count and functionality of standard small-outline packages in the same printed-circuit-board area.  
The SN54ABT16373 is characterized for operation over the full military temperature range of –55°C to 125°C.  
The SN74ABT16373 is characterized for operation from –40°C to 85°C.  
Widebus and EPIC-ΙΙB are trademarks of Texas Instruments Incorporated.  
Copyright 1992, Texas Instruments Incorporated  
UNLESS OTHERWISE NOTED this document contains PRODUCTION  
DATA information current as of publication date. Products conform to  
specifications per the terms of Texas Instruments standard warranty.  
Production processing does not necessarily include testing of all  
parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 • HOUSTON, TEXAS  
77251–1443  
12345678

中文翻译

下载PDF

与SN74ABT16373DLR相关器件

型号 品牌 获取价格 描述 数据表
SN74ABT16374 TI

获取价格

 		16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74ABT16374A TI

获取价格

 		16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74ABT16374ADGG TI

获取价格

 		16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74ABT16374ADGGR TI

获取价格

 		16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74ABT16374ADL TI

获取价格

 		16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74ABT16374ADLG4 TI

获取价格

 		16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74ABT16374ADLR TI

获取价格

 		16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74ABT16374ADLRG4 TI

获取价格

 		16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74ABT16374DGGR TI

获取价格

 		16-Bit Edge-Triggered D-Type Flip-Flops With 3-State Outputs 48-TSSOP -40 to 85
SN74ABT16374DL TI

获取价格

 		16-Bit Edge-Triggered D-Type Flip-Flops With 3-State Outputs 48-SSOP -40 to 85

与SN74ABT16373DLR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证