5秒后页面跳转
SN74ABT162823ADL PDF预览

SN74ABT162823ADL

更新时间: 2024-09-30 23:06:11
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器触发器逻辑集成电路光电二极管输出元件信息通信管理
页数 文件大小 规格书
8页 137K
描述
18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

SN74ABT162823ADL 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Active零件包装代码:SSOP
包装说明:SSOP, SSOP56,.4针数:56
Reach Compliance Code:compliantHTS代码:8542.39.00.01
Factory Lead Time:1 week风险等级:5.35
Is Samacsys:N其他特性:WITH CLEAR AND CLOCK ENABLE
计数方向:UNIDIRECTIONAL系列:ABT
JESD-30 代码:R-PDSO-G56JESD-609代码:e4
长度:18.41 mm负载电容(CL):50 pF
逻辑集成电路类型:BUS DRIVER最大频率@ Nom-Sup:150000000 Hz
最大I(ol):0.012 A湿度敏感等级:1
位数:9功能数量:2
端口数量:2端子数量:56
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE WITH SERIES RESISTOR输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:SSOP
封装等效代码:SSOP56,.4封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, SHRINK PITCH包装方法:TUBE
峰值回流温度(摄氏度):260电源:5 V
最大电源电流(ICC):80 mAProp。Delay @ Nom-Sup:7.5 ns
传播延迟(tpd):7.5 ns认证状态:Not Qualified
座面最大高度:2.79 mm子类别:FF/Latches
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:BICMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.635 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED翻译:N/A
触发器类型:POSITIVE EDGE宽度:7.49 mm
Base Number Matches:1

SN74ABT162823ADL 数据手册

 浏览型号SN74ABT162823ADL的Datasheet PDF文件第2页浏览型号SN74ABT162823ADL的Datasheet PDF文件第3页浏览型号SN74ABT162823ADL的Datasheet PDF文件第4页浏览型号SN74ABT162823ADL的Datasheet PDF文件第5页浏览型号SN74ABT162823ADL的Datasheet PDF文件第6页浏览型号SN74ABT162823ADL的Datasheet PDF文件第7页 
SN54ABT162823A, SN74ABT162823A  
18-BIT BUS-INTERFACE FLIP-FLOPS  
WITH 3-STATE OUTPUTS  
SCBS666A – JULY 1996 – REVISED MAY 1997  
SN54ABT162823A . . . WD PACKAGE  
SN74ABT162823A . . . DL PACKAGE  
(TOP VIEW)  
Members of the Texas Instruments  
Widebus Family  
Output Ports Have Equivalent 25-Series  
Resistors So No External Resistors Are  
Required  
1CLR  
1OE  
1Q1  
GND  
1Q2  
1Q3  
1CLK  
1CLKEN  
1D1  
GND  
1D2  
1
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
2
State-of-the-Art EPIC-ΙΙB BiCMOS Design  
Significantly Reduces Power Dissipation  
3
4
High-Impedance State During Power Up  
and Power Down  
5
1D3  
6
V
V
7
Typical V  
(Output Ground Bounce) < 1 V  
CC  
CC  
OLP  
1Q4  
1Q5  
1Q6  
GND  
1Q7  
1Q8  
1Q9  
2Q1  
2Q2  
2Q3  
GND  
2Q4  
2Q5  
2Q6  
1D4  
1D5  
1D6  
GND  
1D7  
1D8  
1D9  
2D1  
2D2  
2D3  
GND  
2D4  
2D5  
2D6  
8
at V  
= 5 V, T = 25°C  
CC  
A
9
Distributed V  
Minimizes High-Speed Switching Noise  
and GND Pin Configuration  
CC  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
Flow-Through Architecture Optimizes PCB  
Layout  
Package Options Include Plastic 300-mil  
Shrink Small-Outline (DL) Package and  
380-mil Fine-Pitch Ceramic Flat (WD)  
Package Using 25-mil Center-to-Center  
Spacings  
description  
These 18-bit bus-interface flip-flops feature  
3-state outputs designed specifically for driving  
highly capacitive or relatively low-impedance  
loads. They are particularly suitable for  
implementing wider buffer registers, I/O ports,  
bidirectional bus drivers with parity, and working  
registers.  
V
V
CC  
CC  
2Q7  
2Q8  
GND  
2Q9  
2OE  
2CLR  
2D7  
2D8  
GND  
2D9  
2CLKEN  
2CLK  
The ’ABT162823A can be used as two 9-bit  
flip-flops or one 18-bit flip-flop. With the  
clock-enable (CLKEN) input low, the D-type  
flip-flops enter data on the low-to-high transitions  
of the clock. Taking CLKEN high disables the  
clock buffer, thus latching the outputs. Taking the  
clear (CLR) input low causes the Q outputs to go  
low independently of the clock.  
A buffered output-enable (OE) input places the nine outputs in either a normal logic state (high or low level) or  
a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines  
significantly. The high-impedance state and increased drive provide the capability to drive bus lines without  
interface or pullup components. OE does not affect the internal operation of the flip-flops. Old data can be  
retained or new data can be entered while the outputs are in the high-impedance state.  
The outputs, which are designed to source or sink up to 12 mA, include equivalent 25-series resistors to  
reduce overshoot and undershoot.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus and EPIC-ΙΙB are trademarks of Texas Instruments Incorporated.  
Copyright 1997, Texas Instruments Incorporated  
UNLESS OTHERWISE NOTED this document contains PRODUCTION  
DATA information current as of publication date. Products conform to  
specifications per the terms of Texas Instruments standard warranty.  
Production processing does not necessarily include testing of all  
parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

SN74ABT162823ADL 替代型号

型号 品牌 替代类型 描述 数据表
74ABT162823ADLRG4 TI

完全替代

18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74ABT16823DLR TI

类似代替

18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74ABT16823DL TI

类似代替

18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

与SN74ABT162823ADL相关器件

型号 品牌 获取价格 描述 数据表
SN74ABT162823ADLG4 TI

获取价格

18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74ABT162823ADLR TI

获取价格

18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74ABT162823DGGR TI

获取价格

ABT SERIES, DUAL 9-BIT DRIVER, TRUE OUTPUT, PDSO56, TSSOP-56
SN74ABT162823DL TI

获取价格

18-Bit Bus-Interface Flip-Flops With 3-State Outputs 56-SSOP -40 to 85
SN74ABT162823DLR TI

获取价格

暂无描述
SN74ABT162825 TI

获取价格

18-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74ABT1628251DL TI

获取价格

ABT SERIES, DUAL 9-BIT DRIVER, TRUE OUTPUT, PDSO56, GREEN, PLASTIC, SSOP-56
SN74ABT162825DL TI

获取价格

18-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74ABT162825DLG4 TI

获取价格

ABT SERIES, DUAL 9-BIT DRIVER, TRUE OUTPUT, PDSO56, GREEN, PLASTIC, SSOP-56
SN74ABT162827 TI

获取价格

20-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS