5秒后页面跳转
捷配首页

Datasheet > 暂无类别数据> SN74ABT162601DLR
SN74ABT162601DLR PDF预览

SN74ABT162601DLR

更新时间： 2024-10-01 13:01:23
品牌 Logo 应用领域
德州仪器 - TI 总线收发器输出元件
页数 文件大小 规格书
8页 127K
描述
暂无描述

阅读下载

中文翻译

获取价格

SN74ABT162601DLR 数据手册

 浏览型号SN74ABT162601DLR的Datasheet PDF文件第2页浏览型号SN74ABT162601DLR的Datasheet PDF文件第3页浏览型号SN74ABT162601DLR的Datasheet PDF文件第4页浏览型号SN74ABT162601DLR的Datasheet PDF文件第5页浏览型号SN74ABT162601DLR的Datasheet PDF文件第6页浏览型号SN74ABT162601DLR的Datasheet PDF文件第7页 
SN54ABT162601, SN74ABT162601  
18-BIT UNIVERSAL BUS TRANSCEIVERS  
WITH 3-STATE OUTPUTS  
SCBS247G – AUGUST 1992 – REVISED JULY 1998  
SN54ABT162601 . . . WD PACKAGE  
SN74ABT162601 . . . DGG OR DL PACKAGE  
(TOP VIEW)  
Members of the Texas Instruments  
Widebus Family  
B-Port Outputs Have Equivalent 25-Ω  
Series Resistors, So No External Resistors  
Are Required  
1
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
OEAB  
LEAB  
A1  
CLKENAB  
CLKAB  
B1  
2
State-of-the-Art EPIC-ΙΙB BiCMOS Design  
Significantly Reduces Power Dissipation  
3
4
GND  
A2  
GND  
B2  
5
UBT (Universal Bus Transceiver)  
6
Combines D-Type Latches and D-Type  
Flip-Flops for Operation in Transparent,  
Latched, Clocked, or Clock-Enabled Mode  
A3  
B3  
7
V
V
B4  
CC  
A4  
CC  
8
9
A5  
A6  
B5  
B6  
Latch-Up Performance Exceeds 500 mA Per  
JESD 17  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
GND  
A7  
A8  
GND  
B7  
B8  
Typical V  
< 0.8 V at V  
(Output Ground Bounce)  
OLP  
= 5 V, T = 25°C  
CC  
A
High-Impedance State During Power Up  
and Power Down  
A9  
B9  
A10  
A11  
A12  
GND  
A13  
A14  
A15  
B10  
B11  
B12  
GND  
B13  
B14  
B15  
Flow-Through Architecture Optimizes PCB  
Layout  
Package Options Include Plastic 300-mil  
Shrink Small-Outline (DL) and Thin Shrink  
Small-Outline (DGG) Packages and 380-mil  
Fine-Pitch Ceramic Flat (WD) Package  
Using 25-mil Center-to-Center Spacings  
V
V
CC  
CC  
A16  
A17  
GND  
A18  
OEBA  
LEBA  
B16  
B17  
GND  
B18  
CLKBA  
CLKENBA  
description  
These 18-bit universal bus transceivers combine  
D-type latches and D-type flip-flops to allow data  
flow in transparent, latched, and clocked modes.  
Data flow in each direction is controlled by  
output-enable (OEAB and OEBA), latch-enable  
(LEAB and LEBA), and clock (CLKAB and  
CLKBA)inputs. The clock can be controlled by the  
clock-enable (CLKENAB and CLKENBA) inputs.  
For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the  
A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the  
latch/flip-flop on the low-to-high transition of CLKAB. Output-enable OEAB is active-low. When OEAB is low,  
the outputs are active. When OEAB is high, the outputs are in the high-impedance state. Data flow for B to A  
is similar to that of A to B but uses OEBA, LEBA, CLKBA, and CLKENBA.  
The B-port outputs, which are designed to source or sink up to 12 mA, include equivalent 25-Ω series resistors  
to reduce overshoot and undershoot.  
When V  
is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down.  
CC  
However, to ensure the high-impedance state above 2.1 V, OE should be tied to V  
the minimum value of the resistor is determined by the current-sinking capability of the driver.  
through a pullup resistor;  
CC  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus, EPIC-ΙΙB, and UBT are trademarks of Texas Instruments Incorporated.  
Copyright 1998, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested  
unless otherwise noted. On all other products, production  
processing does not necessarily include testing of all parameters.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
12345678

中文翻译

下载PDF

SN74ABT162601DLR 替代型号

型号 品牌 替代类型 描述 数据表
SN74ABT162601DL TI

完全替代

 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SN74ABT162601DLG4 TI

类似代替

 ABT SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, 0.300 INCH, PLASTIC, SSOP-
74ABT162601DLRG4 TI

类似代替

 ABT SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, 0.300 INCH, GREEN, PLASTIC

与SN74ABT162601DLR相关器件

型号 品牌 获取价格 描述 数据表
SN74ABT16260DL ROCHESTER

获取价格

 		ABT SERIES, 12-BIT EXCHANGER, TRUE OUTPUT, PDSO56
SN74ABT16260DLR TI

获取价格

 		ABT SERIES, 12-BIT EXCHANGER, TRUE OUTPUT, PDSO56
SN74ABT16260DLR ROCHESTER

获取价格

 		ABT SERIES, 12-BIT EXCHANGER, TRUE OUTPUT, PDSO56
SN74ABT162823 TI

获取价格

 		18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74ABT162823A TI

获取价格

 		18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74ABT162823ADGGR TI

获取价格

 		18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74ABT162823ADL TI

获取价格

 		18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74ABT162823ADLG4 TI

获取价格

 		18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74ABT162823ADLR TI

获取价格

 		18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74ABT162823DGGR TI

获取价格

 		ABT SERIES, DUAL 9-BIT DRIVER, TRUE OUTPUT, PDSO56, TSSOP-56

与SN74ABT162601DLR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证