5秒后页面跳转
SN65MLVD202ADR PDF预览

SN65MLVD202ADR

更新时间: 2024-11-05 04:31:19
品牌 Logo 应用领域
德州仪器 - TI 线路驱动器或接收器驱动程序和接口接口集成电路光电二极管
页数 文件大小 规格书
26页 548K
描述
MULTIPOINT-LVDS LINE DRIVER AND RECEIVER

SN65MLVD202ADR 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Active零件包装代码:SOIC
包装说明:SOIC-14针数:14
Reach Compliance Code:compliantECCN代码:5A991.B.1
HTS代码:8542.39.00.01Factory Lead Time:6 weeks
风险等级:1.08Is Samacsys:N
差分输出:YES驱动器位数:1
高电平输入电流最大值:0.00001 A输入特性:DIFFERENTIAL SCHMITT TRIGGER
接口集成电路类型:LINE TRANSCEIVER接口标准:EIA-899; TIA-899
JESD-30 代码:R-PDSO-G14JESD-609代码:e4
长度:8.65 mm湿度敏感等级:1
功能数量:1端子数量:14
最高工作温度:85 °C最低工作温度:-40 °C
最小输出摆幅:2 V输出特性:DIFFERENTIAL
最大输出低电流:0.00001 A输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP14,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):260
电源:3.3 V认证状态:Not Qualified
最大接收延迟:6 ns接收器位数:1
座面最大高度:1.75 mm子类别:Line Driver or Receivers
最大压摆率:24 mA最大供电电压:3.6 V
最小供电电压:3 V标称供电电压:3.3 V
电源电压1-最大:3.6 V电源电压1-分钟:3 V
电源电压1-Nom:3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED最大传输延迟:3.5 ns
宽度:3.899 mmBase Number Matches:1

SN65MLVD202ADR 数据手册

 浏览型号SN65MLVD202ADR的Datasheet PDF文件第2页浏览型号SN65MLVD202ADR的Datasheet PDF文件第3页浏览型号SN65MLVD202ADR的Datasheet PDF文件第4页浏览型号SN65MLVD202ADR的Datasheet PDF文件第5页浏览型号SN65MLVD202ADR的Datasheet PDF文件第6页浏览型号SN65MLVD202ADR的Datasheet PDF文件第7页 
SN65MLVD200A, SN65MLVD202A  
SN65MLVD204A, SN65MLVD205A  
www.ti.com  
SLLS573DECEMBER 2003  
MULTIPOINT-LVDS LINE DRIVER AND RECEIVER  
FEATURES  
DESCRIPTION  
Low-Voltage Differential 30-to 55-Line  
Drivers and Receivers for Signaling Rates  
Up to 100 Mbps, Clock Frequencies up to  
50 MHz  
The SN65MLVD200A, 202A, 204A, and 205A are  
multipoint-low-voltage differential (M-LVDS) line  
drivers and receivers, which are optimized to operate  
at signaling rates up to 100 Mbps. All parts comply  
with the multipoint low-voltage differential signaling  
(M-LVDS) standard TIA/EIA-899. These circuits are  
similar to their TIA/EIA-644 standard compliant LVDS  
counterparts, with added features to address  
multipoint applications. The driver output has been  
designed to support multipoint buses presenting  
loads as low as 30 , and incorporates controlled  
transition times to allow for stubs off of the backbone  
transmission line.  
(1)  
Type-1 Receivers Incorporate 25 mV of  
Hysteresis (200A, 202A)  
Type-2 Receivers Provide an Offset(100 mV)  
Threshold to Detect Open-Circuit and Idle-Bus  
Conditions (204A, 205A)  
Meets or Exceeds the M-LVDS Standard  
TIA/EIA-899 for Multipoint Data Interchange  
Power Up/Down Glitch Free  
These devices have Type-1 and Type-2 receivers  
that detect the bus state with as little as 50 mV of  
Controlled Driver Output Voltage Transition  
Times for Improved Signal Quality  
differential input voltage over  
a common-mode  
–1 V to 3.4 V Common-Mode Voltage Range  
Allows Data Transfer With 2 V of Ground  
Noise  
voltage range of –1 V to 3.4 V. The Type-1 receivers  
exhibit 25 mV of differential input voltage hysteresis  
to prevent output oscillations with slowly changing  
signals or loss of input. Type-2 receivers include an  
offset threshold to provide a known output state  
under open-circuit, idle-bus, and other fault  
conditions.  
Bus Pins High Impedance When Disabled or  
VCC 1.5 V  
200-Mbps Devices Available (SN65MLVD201,  
203, 206, 207)  
The SN65MLVD200A, 202A, 204A, and 205A have  
enhancements over their predecessors. Improved  
features include better controlled slew rate on the  
driver output to help minimize reflections while  
improving overall signal integrity (SI) resulting in  
better jitter performance. Additionally, 8-kV ESD  
protection on the bus pins for more robustness. The  
same footprint definition was maintained making for  
Bus Pin ESD Protection Exceeds 8 kV  
Package in 8-Pin SOIC (200A, 204A) and  
14-Pin SOIC (202A, 205A)  
Improved Alternatives to the SN65MLVD200,  
202, 204, and 205  
APPLICATIONS  
an easy drop-in replacement for  
performance upgrade.  
a
system  
Low-Power High-Speed Short-Reach  
Alternative to TIA/EIA-485  
Backplane or Cabled Multipoint Data and  
Clock Transmission  
The devices are characterized for operation from  
–40°C to 85°C.  
Cellular Base Stations  
Central-Office Switches  
Network Switches and Routers  
(1) The signaling rate of a line, is the number of voltage  
transitions that are made per second expressed in the nits  
bps (bits per second).  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 2003–TBD, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  

SN65MLVD202ADR 替代型号

型号 品牌 替代类型 描述 数据表
SN65MLVD202ADRG4 TI

完全替代

MULTIPOINT-LVDS LINE DRIVER AND RECEIVER
SN65MLVD202ADG4 TI

完全替代

MULTIPOINT-LVDS LINE DRIVER AND RECEIVER
SN65MLVD202AD TI

完全替代

MULTIPOINT-LVDS LINE DRIVER AND RECEIVER

与SN65MLVD202ADR相关器件

型号 品牌 获取价格 描述 数据表
SN65MLVD202ADRG4 TI

获取价格

MULTIPOINT-LVDS LINE DRIVER AND RECEIVER
SN65MLVD202D TI

获取价格

MULTIPOINT-LVDS LINE DRIVERS AND RECEIVERS
SN65MLVD202DG4 TI

获取价格

Full-Duplex M-LVDS Transceiver 14-SOIC -40 to 85
SN65MLVD202DR TI

获取价格

Full-Duplex M-LVDS Transceiver 14-SOIC -40 to 85
SN65MLVD202DRG4 TI

获取价格

LINE TRANSCEIVER, PDSO14, GREEN, PLASTIC, MS-012AB, SOIC-14
SN65MLVD203 TI

获取价格

MULTIPOINT-LVDS LINE DRIVER AND RECEIVER
SN65MLVD203B TI

获取价格

具有 IEC ESD 保护功能的多点 LVDS 线路驱动器和接收器(收发器)
SN65MLVD203BRUMR TI

获取价格

Multipoint-LVDS line driver and receiver (transceiver) with IEC ESD protection | RUM | 16
SN65MLVD203BRUMT TI

获取价格

Multipoint-LVDS line driver and receiver (transceiver) with IEC ESD protection | RUM | 16
SN65MLVD203D TI

获取价格

MULTIPOINT-LVDS LINE DRIVER AND RECEIVER