Datasheet > 驱动程序和接口 > 线路驱动器或接收器> SN65LVDT9637A

SN65LVDT9637A

更新时间： 2024-11-23 22:20:19

品牌	Logo	应用领域
德州仪器 - TI		/
页数	文件大小	规格书
14页	193K
描述
HIGH-SPEED DIFFERENTIAL RECEIVERS

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SN65LVDT9637A 数据手册

SN65LVDS32A, SN65LVDT32A, SN65LVDS3486A

SN65LVDT3486A, SN65LVDS9637A, SN65LVDT9637A

HIGH-SPEED DIFFERENTIAL RECEIVERS

SLLS368C – JULY 1999 – REVISED JANUARY 2000

SN65LVDS32A

SN65LVDT32A

Meets or Exceeds the Requirements of

ANSI EIA/TIA-644 Standard for Signaling

Rates Up to 400 Mbps

D PACKAGE

(TOP VIEW)

Logic Diagram

(positive logic)

†

Operates With a Single 3.3 V Supply

–2 V to 4.4 V Common-Mode Input Voltage

Range

SN65LVDT32A

ONLY (4 Places)

Differential Input Thresholds <50 mV With

50 mV of Hysteresis Over Entire

Common-Mode Input Voltage Range

11 3Y

10 3A

Integrated 110Ω Line Termination Resistors

Offered With the LVDT Series

GND

Propagation Delay Times 4 ns (typ)

Open-Circuit and Terminated Fail Safe

Assures a High-Level Output With No Input

Bus-Pin ESD Protection Exceeds 15 kV

HBM

Outputs High-Impedance With V

< 1.5 V

Power Dissipation <400 mW With Four

Receivers Switching at 200 MHz

SN65LVDS3486A

SN65LVDT3486A

D PACKAGE

(TOP VIEW)

Logic Diagram

(positive logic)

Available in Small-Outline Package With

1,27 mm Terminal Pitch

SN65LVDT3486A

Pin-Compatible With the AM26LS32,

MC3486, or uA9637

ONLY (4 Places)

1,2EN

description

1,2EN

3,4EN

This family of differential line receivers offer

improved performance and features that imple-

ment the electrical characteristics of low-voltage

differential signaling (LVDS). LVDS is defined in

the TIA/EIA-644 standard. This improved perfor-

mance represents the second generation of

receiver products for this standard providing a

better overall solution for the cabled environment.

The next generation family of products is an

extension to TI’s overall product portfolio and is

not necessarily a replacement for older LVDS

receivers.

11 3Y

10 3A

GND

3,4EN

SN65LVDS9637A

SN65LVDT9637A

D PACKAGE

(TOP VIEW)

Logic Diagram

(positive logic)

Improved features include an input common-

mode voltage range 2 V wider than the minimum

required by the standard. This will allow longer

cable lengths by tripling the allowable ground

noise tolerance to 3 V between a driver and

receiver.

SN65LVDT9637A

GND

ONLY

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

†

Signaling rate, 1/t, where t is the minimum unit interval and is expressed in the units bits/s (bits per second)

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7...14

中文翻译

下载PDF

与SN65LVDT9637A相关器件

型号	品牌	获取价格	描述	数据表
SN65LVDT9637AD	TI	获取价格	HIGH-SPEED DIFFERENTIAL RECEIVERS
SN65LVDT9637AD	ROCHESTER	获取价格	暂无描述
SN65LVDT9637ADR	TI	获取价格	High-Speed Differential Receivers 8-SOIC -40 to 85
SN65LVDT9637B	TI	获取价格	HIGH-SPEED DIFFERENTIAL RECEIVERS
SN65LVDT9637BD	TI	获取价格	HIGH-SPEED DIFFERENTIAL RECEIVERS
SN65LVDT9637BDG4	TI	获取价格	HIGH-SPEED DIFFERENTIAL RECEIVERS
SN65LVDT9637BDR	TI	获取价格	HIGH-SPEED DIFFERENTIAL RECEIVERS
SN65LVDT9637BDRG4	TI	获取价格	HIGH-SPEED DIFFERENTIAL RECEIVERS
SN65LVDTS33D	TI	获取价格	HIGH-SPEED DIFFERENTIAL RECEIVERS
SN65LVEL11	TI	获取价格	3.3 V ECL 1:2 Fanout Buffer

与SN65LVDT9637A相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

38
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

30
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

58
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

54

产品中心

服务支持

精选活动

关于我们

帮助中心

SN65LVDT9637A

SN65LVDT9637A 数据手册

与SN65LVDT9637A相关器件

与SN65LVDT9637A相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN65LVDT9637A

SN65LVDT9637A 数据手册

与SN65LVDT9637A相关器件

与SN65LVDT9637A相关文章

您还可以找

您在本页遇到什么问题？