5秒后页面跳转
捷配首页

Datasheet > 驱动程序和接口 > 线路驱动器或接收器> SN65LVDS93IDGGR
SN65LVDS93IDGGR PDF预览

SN65LVDS93IDGGR

更新时间： 2024-02-07 07:41:13
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
14页 194K
描述
5 LINE TRANSCEIVER, PDSO56

阅读下载

中文翻译

获取价格

SN65LVDS93IDGGR 技术参数

生命周期：Obsolete包装说明：TSSOP,
Reach Compliance Code：unknownECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：5.68
差分输出：YES驱动器位数：1
输入特性：STANDARD接口集成电路类型：LINE TRANSCEIVER
接口标准：GENERAL PURPOSEJESD-30 代码：R-PDSO-G56
长度：14 mm功能数量：5
端子数量：56最高工作温度：85 °C
最低工作温度：-40 °C封装主体材料：PLASTIC/EPOXY
封装代码：TSSOP封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH认证状态：Not Qualified
座面最大高度：1.2 mm标称供电电压：3.3 V
表面贴装：YES温度等级：INDUSTRIAL
端子形式：GULL WING端子节距：0.5 mm
端子位置：DUAL宽度：6.1 mm
Base Number Matches：1

SN65LVDS93IDGGR 数据手册

 浏览型号SN65LVDS93IDGGR的Datasheet PDF文件第2页浏览型号SN65LVDS93IDGGR的Datasheet PDF文件第3页浏览型号SN65LVDS93IDGGR的Datasheet PDF文件第4页浏览型号SN65LVDS93IDGGR的Datasheet PDF文件第5页浏览型号SN65LVDS93IDGGR的Datasheet PDF文件第6页浏览型号SN65LVDS93IDGGR的Datasheet PDF文件第7页 
SN65LVDS93  
LVDS SERDES TRANSMITTER  
SLLS302F – MAY 1998 – REVISED FEBRUARY 2000  
DGG PACKAGE  
(TOP VIEW)  
28:4 Data Channel Compression at up to  
1.82 Gigabits per Second Throughput  
Suited for Point-to-Point Subsystem  
Communication With Very Low EMI  
V
D4  
1
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
CC  
D5  
D3  
2
28 Data Channels Plus Clock in  
Low-Voltage TTL and 4 Data Channels Plus  
Clock Out Low-Voltage Differential  
D6  
D7  
D2  
3
GND  
D1  
4
GND  
D8  
5
Selectable Rising or Falling Clock Edge  
Triggered Inputs  
D0  
6
D9  
D27  
LVDSGND  
Y1M  
Y1P  
Y2M  
7
D10  
Bus Pins Tolerate 6-kV HBM ESD  
8
V
9
CC  
Operates From a Single 3.3-V Supply and  
250 mW (Typ)  
D11  
D12  
10  
11  
5-V Tolerant Data Inputs  
D13 12  
GND 13  
D14 14  
45 Y2P  
Packaged in Thin Shrink Small-Outline  
Package With 20 Mil Terminal Pitch  
44 LVDSV  
CC  
43 LVDSGND  
Consumes <1 mW When Disabled  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
D15  
D16  
Y3M  
Wide Phase-Lock Input Frequency Range  
20 MHz to 65 MHz  
Y3P  
CLKSEL  
D17  
CLKOUTM  
CLKOUTP  
Y4M  
No External Components Required for PLL  
D18  
Outputs Meet or Exceed the Requirements  
of ANSI EIA/TIA-644 Standard  
D19  
Y4P  
GND  
D20  
LVDSGND  
PLLGND  
Industrial Temperature Qualified  
T = –40°C to 85°C  
A
D21  
PLLV  
CC  
Replacement for the DS90CR285  
D22  
PLLGND  
SHTDN  
CLKIN  
D26  
D23  
description  
V
CC  
D24  
D25  
The SN65LVDS93 LVDS serdes (serializer/des-  
erializer) transmitter contains four 7-bit parallel-  
load serial-out shift registers, a 7× clock  
GND  
synthesizer, and five low-voltage differential signaling (LVDS) drivers in a single integrated circuit. These  
functions allow 28 bits of single-ended LVTTL data to be synchronously transmitted over five balanced-pair  
conductors for receipt by a compatible receiver, such as the SN65LVDS94.  
When transmitting, data bits D0 through D27 are each loaded into registers upon the edge of the input clock  
signal (CLKIN). The rising or falling edge of the clock can be selected via the clock select (CLKSEL) pin. The  
frequency of CLKIN is multiplied seven times and then used to serially unload the data registers in 7-bit slices.  
The four serial streams and a phase-locked clock (CLKOUT) are then output to LVDS output drivers. The  
frequency of CLKOUT is the same as the input clock, CLKIN.  
The SN65LVDS93 requires no external components and little or no control. The data bus appears the same  
at the input to the transmitter and output of the receiver with the data transmission transparent to the user(s).  
The only user intervention is selecting a clock rising edge by inputting a high level to CLKSEL or a falling edge  
with a low-level input and the possible use of the shutdown/clear (SHTDN). SHTDN is an active-low input to  
inhibit the clock and shut off the LVDS output drivers for lower power consumption. A low level on this signal  
clears all internal registers at a low level.  
The SN65LVDS93 is characterized for operation over ambient air temperatures of –40°C to 85°C.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2000, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...14

中文翻译

下载PDF

与SN65LVDS93IDGGR相关器件

型号 品牌 获取价格 描述 数据表
SN65LVDS94 TI

获取价格

 		LVDS SERDES RECEIVER
SN65LVDS94DGG TI

获取价格

 		LVDS SERDES RECEIVER
SN65LVDS94DGGG4 TI

获取价格

 		LVDS SERDES RECEIVER
SN65LVDS94DGGR TI

获取价格

 		LVDS SERDES RECEIVER
SN65LVDS94DGGRG4 TI

获取价格

 		LVDS SERDES RECEIVER
SN65LVDS94IDGG TI

获取价格

 		5 LINE TRANSCEIVER, PDSO56
SN65LVDS94IDGGR TI

获取价格

 		5 LINE TRANSCEIVER, PDSO56
SN65LVDS95 TI

获取价格

 		LVDS SERDES TRANSMITTER
SN65LVDS95DGG TI

获取价格

 		LVDS SERDES TRANSMITTER
SN65LVDS95DGGG4 TI

获取价格

 		LVDS SERDES TRANSMITTER

与SN65LVDS93IDGGR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证