5秒后页面跳转
SN65LVDS84AQDGGRQ1 PDF预览

SN65LVDS84AQDGGRQ1

更新时间: 2024-01-12 12:09:11
品牌 Logo 应用领域
德州仪器 - TI 线路驱动器或接收器驱动程序和接口接口集成电路光电二极管
页数 文件大小 规格书
15页 223K
描述
FlatLink™ TRANSMITTER

SN65LVDS84AQDGGRQ1 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:TSSOP
包装说明:0.020 INCH PITCH, GREEN, TSSOP-48针数:48
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:0.68Is Samacsys:N
差分输出:YES驱动器位数:4
高电平输入电流最大值:0.000025 A输入特性:STANDARD
接口集成电路类型:LINE DRIVER接口标准:EIA-644; TIA-644
JESD-30 代码:R-PDSO-G48JESD-609代码:e4
长度:12.5 mm湿度敏感等级:2
功能数量:4端子数量:48
最高工作温度:125 °C最低工作温度:-40 °C
输出特性:DIFFERENTIAL输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP48,.3,20封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
电源:3.3 V认证状态:Not Qualified
最大接收延迟:筛选级别:AEC-Q100
座面最大高度:1.2 mm子类别:Line Driver or Receivers
最大压摆率:39 mA最大供电电压:3.6 V
最小供电电压:3 V标称供电电压:3.3 V
电源电压1-最大:3.6 V电源电压1-分钟:3 V
电源电压1-Nom:3.3 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.5 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:6.1 mm
Base Number Matches:1

SN65LVDS84AQDGGRQ1 数据手册

 浏览型号SN65LVDS84AQDGGRQ1的Datasheet PDF文件第2页浏览型号SN65LVDS84AQDGGRQ1的Datasheet PDF文件第3页浏览型号SN65LVDS84AQDGGRQ1的Datasheet PDF文件第4页浏览型号SN65LVDS84AQDGGRQ1的Datasheet PDF文件第5页浏览型号SN65LVDS84AQDGGRQ1的Datasheet PDF文件第6页浏览型号SN65LVDS84AQDGGRQ1的Datasheet PDF文件第7页 
SN65LVDS84AQ-Q1  
www.ti.com........................................................................................................................................................ SLLS766AAUGUST 2006REVISED APRIL 2008  
FlatLink™ TRANSMITTER  
1
FEATURES  
DGG PACKAGE  
(TOP VIEW)  
2
21:3 Data Channel Compression at up to  
196 Mbytes/s Throughput  
D4  
D3  
1
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
Suited for SVGA, XGA, or SXGA Data  
Transmission From Controller to Display With  
Very Low EMI  
V
CC  
D2  
GND  
D1  
2
D5  
3
D6  
GND  
D7  
4
21 Data Channels Plus Clock In Low-Voltage  
TTL Inputs and 3 Data Channels Plus Clock  
Out Low-Voltage Differential Signaling (LVDS)  
Outputs  
D0  
5
NC  
6
D8  
LVDSGND  
Y0M  
Y0P  
Y1M  
Y1P  
7
V
CC  
8
Operates From a Single 3.3-V Supply and  
89 mW (Typ)  
D9  
D10  
GND  
D11  
9
10  
11  
12  
Packaged in Thin Shrink Small-Outline  
Package (TSSOP) With 20-Mil Terminal Pitch  
LVDSV  
CC  
Consumes Less Than 0.54 mW When Disabled  
D12 13  
36 LVDSGND  
Wide Phase-Lock Input Frequency Range:  
31 MHz to 75 MHz  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
35  
34  
33  
32  
31  
30  
29  
28  
27  
26  
25  
NC  
D13  
D14  
GND  
D15  
D16  
D17  
Y2M  
Y2P  
No External Components Required for PLL  
CLKOUTM  
CLKOUTP  
LVDSGND  
PLLGND  
Outputs Meet or Exceed the Requirements of  
ANSI EIA/TIA-644 Standard  
SSC Tracking Capability of 3% Center Spread  
at 50-kHz Modulation Frequency  
PLLV  
CC  
V
CC  
PLLGND  
SHTDN  
CLKIN  
D20  
Improved Replacement for SN75LVDS84 and  
NSC DS90CF363A 3-V Device  
D18  
D19  
GND  
Qualified for Automotive Applications  
NC − Not Connected  
DESCRIPTION/ORDERING INFORMATION  
The SN65LVDS84AQ FlatLink™ transmitter contains three 7-bit parallel-load serial-out shift registers, and four  
low-voltage differential signaling (LVDS) line drivers in a single integrated circuit. These functions allow 21 bits of  
single-ended LVTTL data to be synchronously transmitted over 3 balanced-pair conductors for receipt by a  
compatible receiver, such as the SN75LVDS82 or SN75LVDS86/86A.  
When transmitting, data bits D0–D20 are each loaded into registers of the SN65LVDS84AQ upon the falling  
edge. The internal PLL is frequency-locked to CLKIN and then used to unload the data registers in 7-bit slices.  
The three serial streams and a phase-locked clock (CLKOUT) are then output to LVDS output drivers. The  
frequency of CLKOUT is the same as the input clock, CLKIN.  
The SN65LVDS84AQ requires no external components and little or no control. The data bus appears the same  
at the input to the transmitter and output of the receiver with the data transmission transparent to the user(s). The  
only user intervention is the possible use of the shutdown/clear (SHTDN) active-low input to inhibit the clock and  
shut off the LVDS output drivers for lower power consumption. A low-level on this signal clears all internal  
registers to a low level.  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
2
FlatLink is a trademark of Texas Instruments.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
Copyright © 2006–2008, Texas Instruments Incorporated  

SN65LVDS84AQDGGRQ1 替代型号

型号 品牌 替代类型 描述 数据表
SN65LVDS86AQDGGRQ1 TI

完全替代

FlatLink™ RECEIVER
SN65LVDS84AQDGGR TI

完全替代

FLATLINK TRANSMITTER
SN75LVDS84ADGGR TI

类似代替

FLATLINK TRANSMITTER

与SN65LVDS84AQDGGRQ1相关器件

型号 品牌 获取价格 描述 数据表
SN65LVDS84AQ-Q1 TI

获取价格

FlatLink™ TRANSMITTER
SN65LVDS86A TI

获取价格

FLATLINK RECEIVER
SN65LVDS86ADGGRQ1 TI

获取价格

FlatLink™ RECEIVER
SN65LVDS86AQ TI

获取价格

FLATLINK RECEIVER
SN65LVDS86A-Q1 TI

获取价格

FlatLink™ RECEIVER
SN65LVDS86AQDGG TI

获取价格

FLATLINK RECEIVER
SN65LVDS86AQDGGG4 TI

获取价格

FlatLink™ RECEIVER
SN65LVDS86AQDGGR TI

获取价格

FLATLINK RECEIVER
SN65LVDS86AQDGGREP TI

获取价格

LINE RECEIVER, PDSO48, PLASTIC, TSSOP-48
SN65LVDS86AQDGGRG4 TI

获取价格

FlatLink™ RECEIVER