5秒后页面跳转
捷配首页

Datasheet > 驱动程序和接口 > 线路驱动器或接收器> SN65LVDS84AQDGGREP
SN65LVDS84AQDGGREP PDF预览

SN65LVDS84AQDGGREP

更新时间： 2024-01-13 00:27:43
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
16页 243K
描述
QUAD LINE DRIVER, PDSO48, 0.020 INCH PITCH, PLASTIC, TSSOP-48

阅读下载

中文翻译

获取价格

SN65LVDS84AQDGGREP 技术参数

生命周期：Obsolete零件包装代码：TSSOP
包装说明：TSSOP,针数：48
Reach Compliance Code：unknownECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：5.27
差分输出：YES驱动器位数：4
输入特性：STANDARD接口集成电路类型：LINE DRIVER
接口标准：EIA-644; TIA-644JESD-30 代码：R-PDSO-G48
JESD-609代码：e4长度：12.5 mm
功能数量：4端子数量：48
最高工作温度：125 °C最低工作温度：-40 °C
封装主体材料：PLASTIC/EPOXY封装代码：TSSOP
封装形状：RECTANGULAR封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
认证状态：Not Qualified座面最大高度：1.2 mm
最大供电电压：3.6 V最小供电电压：3 V
标称供电电压：3.3 V表面贴装：YES
技术：CMOS温度等级：AUTOMOTIVE
端子面层：NICKEL PALLADIUM GOLD端子形式：GULL WING
端子节距：0.5 mm端子位置：DUAL
宽度：6.1 mmBase Number Matches：1

SN65LVDS84AQDGGREP 数据手册

 浏览型号SN65LVDS84AQDGGREP的Datasheet PDF文件第2页浏览型号SN65LVDS84AQDGGREP的Datasheet PDF文件第3页浏览型号SN65LVDS84AQDGGREP的Datasheet PDF文件第4页浏览型号SN65LVDS84AQDGGREP的Datasheet PDF文件第5页浏览型号SN65LVDS84AQDGGREP的Datasheet PDF文件第6页浏览型号SN65LVDS84AQDGGREP的Datasheet PDF文件第7页 
SN75LVDS84A, SN65LVDS84AQ  
FLATLINK TRANSMITTER  
SLLS354E – MAY 1999 – REVISED JANUARY 2001  
DGG PACKAGE  
(TOP VIEW)  
21:3 Data Channel Compression at up to  
196 Million Bytes per Second Throughput  
Suited for SVGA, XGA, or SXGA Data  
Transmission From Controller to Display  
With Very Low EMI  
D4  
D3  
1
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
V
D2  
2
CC  
D5  
GND  
D1  
3
21 Data Channels Plus Clock In  
D6  
4
Low-Voltage TTL Inputs and 3 Data  
Channels Plus Clock Out Low-Voltage  
Differential Signaling (LVDS) Outputs  
GND  
D7  
D0  
5
NC  
6
D8  
LVDSGND  
Y0M  
Y0P  
Y1M  
Y1P  
7
Operates From a Single 3.3-V Supply and  
89 mW (Typ)  
V
8
CC  
D9  
D10  
9
10  
11  
Ultralow-Power 3.3-V CMOS Version of the  
SN75LVDS84. Power Consumption About  
One Third of the ’LVDS84  
GND  
D11 12  
D12 13  
NC 14  
37 LVDSV  
CC  
36 LVDSGND  
35 Y2M  
Packaged in Thin Shrink Small-Outline  
Package (TSSOP) With 20 Mil Terminal  
Pitch  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
34  
33  
32  
31  
30  
29  
28  
27  
26  
25  
D13  
D14  
GND  
D15  
D16  
D17  
Y2P  
CLKOUTM  
CLKOUTP  
LVDSGND  
PLLGND  
Consumes Less Than 0.54 mW When  
Disabled  
Wide Phase-Lock Input Frequency Range:  
31 MHz to 75 MHz  
PLLV  
CC  
No External Components Required for PLL  
V
PLLGND  
SHTDN  
CLKIN  
D20  
CC  
Outputs Meet or Exceed the Requirements  
of ANSI EIA/TIA-644 Standard  
D18  
D19  
GND  
SSC Tracking Capability of 3% Center  
Spread at 50-kHz Modulation Frequency  
NC – Not Connected  
Improved Replacement for SN75LVDS84  
and NSC’s DS90CF363A 3-V Device  
Available in Q-Temp Automotive  
High Reliability Automotive Applications  
Configuration Control / Print Support  
Qualification to Automotive Standards  
description  
The SN75LVDS84AandSN65LVDS84AQ FlatLink transmitters contains three 7-bit parallel-load serial-out shift  
registers, and four low-voltage differential signaling (LVDS) line drivers in a single integrated circuit. These  
functions allow 21 bits of single-ended LVTTL data to be synchronously transmitted over 3 balanced-pair  
conductors for receipt by a compatible receiver, such as the SN75LVDS82 or SN75LVDS86/86A.  
When transmitting, data bits D0 – D20 are each loaded into registers of the ’LVDS84A upon the falling edge.  
The internal PLL is frequency-locked to CLKIN and then used to unload the data registers in 7-bit slices. The  
threeserialstreamsandaphase-lockedclock(CLKOUT)arethenoutputtoLVDSoutputdrivers. Thefrequency  
of CLKOUT is the same as the input clock, CLKIN.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
FlatLink is a trademark of Texas Instruments.  
Copyright 2001, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...16

中文翻译

下载PDF

与SN65LVDS84AQDGGREP相关器件

型号 品牌 获取价格 描述 数据表
SN65LVDS84AQDGGRQ1 TI

获取价格

 		FlatLink™ TRANSMITTER
SN65LVDS84AQ-Q1 TI

获取价格

 		FlatLink™ TRANSMITTER
SN65LVDS86A TI

获取价格

 		FLATLINK RECEIVER
SN65LVDS86ADGGRQ1 TI

获取价格

 		FlatLink™ RECEIVER
SN65LVDS86AQ TI

获取价格

 		FLATLINK RECEIVER
SN65LVDS86A-Q1 TI

获取价格

 		FlatLink™ RECEIVER
SN65LVDS86AQDGG TI

获取价格

 		FLATLINK RECEIVER
SN65LVDS86AQDGGG4 TI

获取价格

 		FlatLink™ RECEIVER
SN65LVDS86AQDGGR TI

获取价格

 		FLATLINK RECEIVER
SN65LVDS86AQDGGREP TI

获取价格

 		LINE RECEIVER, PDSO48, PLASTIC, TSSOP-48

与SN65LVDS84AQDGGREP相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证