5秒后页面跳转
SN65LVDS4RSE PDF预览

SN65LVDS4RSE

更新时间: 2024-09-28 12:15:03
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
20页 456K
描述
1.8-V HIGH-SPEED DIFFERENTIAL LINE RECEIVER

SN65LVDS4RSE 数据手册

 浏览型号SN65LVDS4RSE的Datasheet PDF文件第2页浏览型号SN65LVDS4RSE的Datasheet PDF文件第3页浏览型号SN65LVDS4RSE的Datasheet PDF文件第4页浏览型号SN65LVDS4RSE的Datasheet PDF文件第5页浏览型号SN65LVDS4RSE的Datasheet PDF文件第6页浏览型号SN65LVDS4RSE的Datasheet PDF文件第7页 
SN65LVDS4  
www.ti.com  
SLLSE15 JULY 2011  
1.8-V HIGH-SPEED DIFFERENTIAL LINE RECEIVER  
Check for Samples: SN65LVDS4  
1
FEATURES  
DESCRIPTION  
The SN65LVDS4 is a single, low-voltage, differential  
line receiver in a small-outline QFN package.  
Designed for Signaling Rates up to:  
500-Mbps Receiver  
The signaling rate of a line is the number of voltage transitions that  
are made per second expressed in the units bps (bits per second)  
SN65LVDS4 (Receiver)  
LVDS4 in QFN Package  
(BOTTOM VIEW)  
SN65LVDS4 (Receiver)  
LVDS4 in QFN Package  
(TOP VIEW)  
Operates From a 1.8-V or 2.5-V Core Supply  
Available in 1.5-mm × 2-mm QFN Package  
Bus-Terminal ESD Exceeds 2 kV (HBM)  
VDD  
VDD  
10  
10  
9
8
7
6
1
2
3
4
1
2
3
4
9
NC  
R
GND  
A
GND  
A
NC  
R
Low-Voltage Differential Signaling With Typical  
Output Voltages of 350 mV Into a 100-Load  
8
Propagation Delay Times  
2.1 ns Typical Receiver  
Power Dissipation at 250 MHz  
40 mW Typical  
7
6
GND  
NC  
B
B
GND  
NC  
NC  
NC  
Requires External Failsafe  
Differential Input Voltage Threshold Less Than  
50 mV  
5
5
VCC  
VCC  
Table 1. Pin Description Table  
Can Provide Output Voltage Logic Level (3.3-V  
LVTTL, 2.5-V LVCMOS, 1.8-V LVCMOS) Based  
on External VDD Pin, Thus Eliminating  
External Level Translation  
PIN  
I/O  
DESCRIPTION  
NAME  
A
NO.  
2
3
I
I
LVDS input, positive  
B
LVDS input, negative  
Ground  
APPLICATIONS  
GND  
NC  
1, 7  
4, 6, 9  
8
O
Clock Distribution  
Wireless Base Stations  
Newtwork Routers  
No connect  
R
1.8/2.5 LVCMOS/3.3 LVTTL output  
Core supply voltage  
VCC  
VDD  
5
10  
Output drive voltage  
AVAILABLE OPTIONS  
PART NUMBER  
INTEGRATED TERMINATION  
PACKAGE  
PACKAGE MARKING  
SN65LVDS4RSE  
No  
QFN  
QXB  
SPACER  
The SN65LVDS4 is characterized for operation from 40°C to 85°C.  
Table 2. FUNCTION TABLE  
INPUTS  
OUTPUT(1)  
VID = VA VB  
R
V
ID 50 mV  
H
L
VID ≤ –50 mV  
(1) H = high level, L = low level, ? = indeterminate  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
Copyright © 2011, Texas Instruments Incorporated  

与SN65LVDS4RSE相关器件

型号 品牌 获取价格 描述 数据表
SN65LVDS4RSER TI

获取价格

1.8-V HIGH-SPEED DIFFERENTIAL LINE RECEIVER
SN65LVDS4RSET TI

获取价格

1.8-V HIGH-SPEED DIFFERENTIAL LINE RECEIVER
SN65LVDS822 TI

获取价格

Flatlink™ 低电压差分信号 (LVDS) 接收器
SN65LVDS822RGZR TI

获取价格

Flatlink™ 低电压差分信号 (LVDS) 接收器 | RGZ | 48 | -40
SN65LVDS84A TI

获取价格

FLATLINK TRANSMITTER
SN65LVDS84ADGGRQ1 TI

获取价格

FlatLink™ TRANSMITTER
SN65LVDS84AQ TI

获取价格

FLATLINK TRANSMITTER
SN65LVDS84AQDGG TI

获取价格

FLATLINK TRANSMITTER
SN65LVDS84AQDGGR TI

获取价格

FLATLINK TRANSMITTER
SN65LVDS84AQDGGREP TI

获取价格

QUAD LINE DRIVER, PDSO48, 0.020 INCH PITCH, PLASTIC, TSSOP-48