5秒后页面跳转
SN65LVDS32A PDF预览

SN65LVDS32A

更新时间: 2024-01-24 03:07:57
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
14页 193K
描述
HIGH-SPEED DIFFERENTIAL RECEIVERS

SN65LVDS32A 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:TSSOP
包装说明:TSSOP-16针数:16
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:0.79Is Samacsys:N
差分输出:NO高电平输入电流最大值:0.00001 A
输入特性:DIFFERENTIAL接口集成电路类型:LINE RECEIVER
接口标准:EIA-644; TIA-644JESD-30 代码:R-PDSO-G16
JESD-609代码:e4长度:5 mm
湿度敏感等级:1功能数量:4
端子数量:16最高工作温度:85 °C
最低工作温度:-40 °C最大输出低电流:0.008 A
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP16,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
电源:3.3 V认证状态:Not Qualified
最大接收延迟:3 ns接收器位数:4
座面最大高度:1.2 mm子类别:Line Driver or Receivers
最大压摆率:18 mA最大供电电压:3.6 V
最小供电电压:3 V标称供电电压:3.3 V
电源电压1-最大:3.6 V电源电压1-分钟:3 V
电源电压1-Nom:3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:4.4 mm
Base Number Matches:1

SN65LVDS32A 数据手册

 浏览型号SN65LVDS32A的Datasheet PDF文件第2页浏览型号SN65LVDS32A的Datasheet PDF文件第3页浏览型号SN65LVDS32A的Datasheet PDF文件第4页浏览型号SN65LVDS32A的Datasheet PDF文件第5页浏览型号SN65LVDS32A的Datasheet PDF文件第6页浏览型号SN65LVDS32A的Datasheet PDF文件第7页 
SN65LVDS32A, SN65LVDT32A, SN65LVDS3486A  
SN65LVDT3486A, SN65LVDS9637A, SN65LVDT9637A  
HIGH-SPEED DIFFERENTIAL RECEIVERS  
SLLS368C – JULY 1999 – REVISED JANUARY 2000  
SN65LVDS32A  
SN65LVDT32A  
Meets or Exceeds the Requirements of  
ANSI EIA/TIA-644 Standard for Signaling  
Rates Up to 400 Mbps  
D PACKAGE  
(TOP VIEW)  
Logic Diagram  
(positive logic)  
Operates With a Single 3.3 V Supply  
G
G
1B  
1A  
V
CC  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
–2 V to 4.4 V Common-Mode Input Voltage  
Range  
4B  
4A  
4Y  
G
SN65LVDT32A  
ONLY (4 Places)  
1A  
1Y  
Differential Input Thresholds <50 mV With  
50 mV of Hysteresis Over Entire  
Common-Mode Input Voltage Range  
1Y  
G
1B  
2Y  
2A  
11 3Y  
10 3A  
2A  
2B  
Integrated 110Line Termination Resistors  
Offered With the LVDT Series  
2B  
2Y  
3Y  
4Y  
9
GND  
3B  
Propagation Delay Times 4 ns (typ)  
3A  
3B  
4A  
4B  
Open-Circuit and Terminated Fail Safe  
Assures a High-Level Output With No Input  
Bus-Pin ESD Protection Exceeds 15 kV  
HBM  
Outputs High-Impedance With V  
< 1.5 V  
CC  
Power Dissipation <400 mW With Four  
Receivers Switching at 200 MHz  
SN65LVDS3486A  
SN65LVDT3486A  
D PACKAGE  
(TOP VIEW)  
Logic Diagram  
(positive logic)  
Available in Small-Outline Package With  
1,27 mm Terminal Pitch  
SN65LVDT3486A  
Pin-Compatible With the AM26LS32,  
MC3486, or uA9637  
1B  
1A  
V
CC  
4B  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
ONLY (4 Places)  
1A  
1B  
1Y  
1Y  
4A  
1,2EN  
description  
1,2EN  
2Y  
4Y  
2A  
2B  
3,4EN  
2Y  
3Y  
4Y  
This family of differential line receivers offer  
improved performance and features that imple-  
ment the electrical characteristics of low-voltage  
differential signaling (LVDS). LVDS is defined in  
the TIA/EIA-644 standard. This improved perfor-  
mance represents the second generation of  
receiver products for this standard providing a  
better overall solution for the cabled environment.  
The next generation family of products is an  
extension to TI’s overall product portfolio and is  
not necessarily a replacement for older LVDS  
receivers.  
2A  
11 3Y  
10 3A  
2B  
3A  
3B  
GND  
9
3B  
3,4EN  
4A  
4B  
SN65LVDS9637A  
SN65LVDT9637A  
D PACKAGE  
(TOP VIEW)  
Logic Diagram  
(positive logic)  
Improved features include an input common-  
mode voltage range 2 V wider than the minimum  
required by the standard. This will allow longer  
cable lengths by tripling the allowable ground  
noise tolerance to 3 V between a driver and  
receiver.  
V
1A  
1
2
3
4
8
7
6
5
CC  
1A  
1Y  
2Y  
1B  
1Y  
2Y  
2A  
2B  
1B  
SN65LVDT9637A  
GND  
ONLY  
2A  
2B  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Signaling rate, 1/t, where t is the minimum unit interval and is expressed in the units bits/s (bits per second)  
Copyright 2000, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN65LVDS32A相关器件

型号 品牌 获取价格 描述 数据表
SN65LVDS32A_1 TI

获取价格

HIGH-SPEED DIFFERENTIAL RECEIVERS
SN65LVDS32AD TI

获取价格

HIGH-SPEED DIFFERENTIAL RECEIVERS
SN65LVDS32AD ROCHESTER

获取价格

QUAD LINE RECEIVER, PDSO16, PLASTIC, SO-16
SN65LVDS32ADR TI

获取价格

High-Speed Differential Receivers 16-SOIC -40 to 85
SN65LVDS32ADR ROCHESTER

获取价格

QUAD LINE RECEIVER, PDSO16, PLASTIC, SO-16
SN65LVDS32B TI

获取价格

HIGH-SPEED DIFFERENTIAL RECEIVERS
SN65LVDS32B_07 TI

获取价格

HIGH-SPEED DIFFERENTIAL RECEIVERS
SN65LVDS32BD TI

获取价格

HIGH-SPEED DIFFERENTIAL RECEIVERS
SN65LVDS32BDG4 TI

获取价格

HIGH-SPEED DIFFERENTIAL RECEIVERS
SN65LVDS32BDR TI

获取价格

HIGH-SPEED DIFFERENTIAL RECEIVERS