SN65LVDS104, SN65LVDS105
4-PORT LVDS AND 4-PORT TTL-TO-LVDS REPEATERS
SLLS396B– SEPTEMBER 1999 – REVISED DECEMBER 1999
Receiver and Drivers Meet or Exceed the
Requirements of ANSI EIA/TIA-644
Standard
SN65LVDS104
D OR PW PACKAGE
(TOP VIEW)
SN65LVDS105
D OR PW PACKAGE
(TOP VIEW)
– SN65LVDS105 Receives Low-Voltage TTL
(LVTTL) Levels
– SN65LVDS104 Receives Differential Input
Levels, ±100 mV
EN1
EN2
EN3
1Y
1Z
2Y
2Z
3Y
3Z
EN1
EN2
EN3
1Y
1Z
2Y
2Z
3Y
3Z
1
2
3
4
5
6
7
8
16
15
14
13
12
11
1
2
3
4
5
6
7
8
16
15
14
13
12
11
V
V
CC
CC
Designed for Signaling Rates up to
630 Mbps
GND
A
GND
A
Operates From a Single 3.3-V Supply
B
10 4Y
4Z
NC
EN4
10 4Y
4Z
EN4
9
9
Low-Voltage Differential Signaling With
Typical Output Voltage of 350 mV and a
100-Ω Load
Propagation Delay Time
logic diagram (positive logic)
– SN65LVDS105 . . . 2.2 ns (Typ)
– SN65LVDS104 . . . 3.1 ns (Typ)
’LVDS104
1Y
Electrically Compatible With LVDS, PECL,
LVPECL, LVTTL, LVCMOS, GTL, BTL, CTT,
SSTL, or HSTL Outputs With External
Networks
1Z
EN1
EN2
2Y
2Z
EN3
Driver Outputs Are High Impedance When
3Y
3Z
Disabled or With V
<1.5 V
CC
A
B
Bus-Pin ESD Protection Exceeds 16 kV
SOIC and TSSOP Packaging
4Y
4Z
EN4
description
’LVDS105
The SN65LVDS104 and SN65LVDS105 are a
differential line receiver and a LVTTL input
(respectively) connected to four differential line
drivers that implement the electrical characteris-
tics of low-voltage differential signaling (LVDS).
LVDS, as specified in EIA/TIA-644 is a data
signaling technique that offers low-power, low-
noise coupling, and switching speeds to transmit
data at speeds up to 655 Mbps at relatively long
distances. (Note: The ultimate rate and distance
of data transfer is dependent upon the attenuation
characteristics of the media, the noise coupling to
the environment, and other system characteris-
tics.)
1Y
1Z
EN1
EN2
2Y
2Z
EN3
A
3Y
3Z
4Y
4Z
EN4
The intended application of this device and signaling technique is for point-to-point baseband data transmission
over controlled impedance media of approximately 100 Ω. The transmission media may be printed-circuit board
traces, backplanes, or cables. Having the drivers integrated into the same substrate, along with the low pulse
skew of balanced signaling, allows extremely precise timing alignment of the signals repeated from the input.
This is particularly advantageous in distribution or expansion of signals such as clock or serial data stream.
The SN65LVDS104 and SN65LVDS105 are characterized for operation from –40°C to 85°C.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright 1999, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265