5秒后页面跳转
捷配首页

Datasheet > SN65LVDS101DRG4
SN65LVDS101DRG4 PDF预览

SN65LVDS101DRG4

更新时间： 2024-11-21 12:15:03
品牌 Logo 应用领域
德州仪器 - TI 中继器
页数 文件大小 规格书
25页 1062K
描述
DIFFERENTIAL TRANSLATOR/REPEATER

阅读下载

中文翻译

获取价格

SN65LVDS101DRG4 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Obsolete零件包装代码：SOIC
包装说明：SOP, SOP8,.25针数：8
Reach Compliance Code：compliantECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：5.36
差分输出：YES驱动器位数：1
输入特性：DIFFERENTIAL SCHMITT TRIGGER接口集成电路类型：LINE TRANSCEIVER
接口标准：EIA-644-A; TIA-644-AJESD-30 代码：R-PDSO-G8
JESD-609代码：e4长度：4.9 mm
湿度敏感等级：1功能数量：1
端子数量：8最高工作温度：85 °C
最低工作温度：-40 °C封装主体材料：PLASTIC/EPOXY
封装代码：SOP封装等效代码：SOP8,.25
封装形状：RECTANGULAR封装形式：SMALL OUTLINE
峰值回流温度（摄氏度）：260电源：3.3 V
认证状态：Not Qualified最大接收延迟：0.9 ns
接收器位数：1座面最大高度：1.75 mm
子类别：Line Driver or Receivers最大供电电压：3.6 V
最小供电电压：3 V标称供电电压：3.3 V
表面贴装：YES技术：BIPOLAR
温度等级：INDUSTRIAL端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式：GULL WING端子节距：1.27 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
最大传输延迟：0.9 ns宽度：3.9 mm
Base Number Matches：1

SN65LVDS101DRG4 数据手册

 浏览型号SN65LVDS101DRG4的Datasheet PDF文件第2页浏览型号SN65LVDS101DRG4的Datasheet PDF文件第3页浏览型号SN65LVDS101DRG4的Datasheet PDF文件第4页浏览型号SN65LVDS101DRG4的Datasheet PDF文件第5页浏览型号SN65LVDS101DRG4的Datasheet PDF文件第6页浏览型号SN65LVDS101DRG4的Datasheet PDF文件第7页 
SN65LVDS100, SN65LVDT100  
SN65LVDS101, SN65LVDT101  
www.ti.com  
SLLS516C–AUGUST 2002–REVISED JUNE 2004  
DIFFERENTIAL TRANSLATOR/REPEATER  
FEATURES  
DESCRIPTION  
•
•
•
•
•
Designed for Signaling Rates (1) ≥ 2 Gbps  
Total Jitter < 65 ps  
The SN65LVDS100, SN65LVDT100, SN65LVDS101,  
and SN65LVDT101 are a high-speed differential re-  
ceiver and driver connected as a repeater. The  
receiver accepts low-voltage differential signaling  
(LVDS), positive-emitter-coupled logic (PECL), or cur-  
rent-mode logic (CML) input signals at rates up to 2  
Gbps and repeats it as either an LVDS or PECL  
output signal. The signal path through the device is  
differential for low radiated emissions and minimal  
added jitter.  
Low-Power Alternative for the MC100EP16  
Low 100 ps (Max) Part-To-Part Skew  
25 mV of Receiver Input Threshold Hysteresis  
Over 0-V to 4-V Common-Mode Range  
•
Inputs Electrically Compatible With LVPECL,  
CML, and LVDS Signal Levels  
•
•
•
3.3-V Supply Operation  
The  
outputs  
of  
the  
SN65LVDS100  
and  
LVDT Integrates 110-Ω Terminating Resistor  
Offered in SOIC and MSOP  
SN65LVDT100 are LVDS levels as defined by  
TIA/EIA-644-A. The outputs of the SN65LVDS101  
and SN65LVDT101 are compatible with 3.3-V PECL  
levels. Both drive differential transmission lines with  
nominally 100-Ω characteristic impedance.  
APPLICATIONS  
•
•
•
•
•
622 MHz Central Office Clock Distribution  
High-Speed Network Routing  
Wireless Basestations  
Low Jitter Clock Repeater  
Serdes LVPECL Output to FPGA LVDS  
Input Translator  
The SN65LVDT100 and SN65LVDT101 include a  
110-Ω differential line termination resistor for less  
board space, fewer components, and the shortest  
stub length possible. They do not include the VBB  
voltage reference found in the SN65LVDS100 and  
SN65LVDS101. VBB provides a voltage reference of  
typically 1.35 V below VCC for use in receiving  
single-ended input signals and is particularly useful  
with single-ended 3.3-V PECL inputs. When not used,  
VBB should be unconnected or open.  
(1) The signaling rate of a line is the number of voltage  
transitions that are made per second expressed in the units  
bps (bits per second).  
All devices are characterized for operation from  
–40°C to 85°C.  
FUNCTIONAL DIAGRAM  
EYE PATTERN  
SN65LVDS100 and SN65LVDS101  
8
2
4
2 Gbps  
- 1 PRBS  
V
V
BB  
CC  
23  
2
A
7
6
Y
V
= 3.3 V  
CC  
V
= 200 mV  
ID  
Z
V
IC  
= 1.2 V  
3
B
Vert.Scale= 200 mV/div  
SN65LVDT100 and SN65LVDT101  
1 GHz  
2
A
7
Y
Z
110 Ω  
6
3
B
Horizontal Scale= 200 ps/div  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
UNLESS OTHERWISE NOTED this document contains PRO-  
Copyright © 2002–2004, Texas Instruments Incorporated  
DUCTION DATA information current as of publication date. Prod-  
ucts conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily  
include testing of all parameters.  
1234567...25

中文翻译

下载PDF

与SN65LVDS101DRG4相关器件

型号 品牌 获取价格 描述 数据表
SN65LVDS104 TI

获取价格

 		4-PORT LVDS AND 4-PORT TTL-TO-LVDS REPEATERS
SN65LVDS104_07 TI

获取价格

 		4-PORT LVDS AND 4-PORT TTL-TO-LVDS REPEATERS
SN65LVDS104_08 TI

获取价格

 		4-PORT LVDS AND 4-PORT TTL-TO-LVDS REPEATERS
SN65LVDS104D TI

获取价格

 		4-PORT LVDS AND 4-PORT TTL-TO-LVDS REPEATERS
SN65LVDS104DG4 TI

获取价格

 		4-PORT LVDS AND 4-PORT TTL-TO-LVDS REPEATERS
SN65LVDS104DR TI

获取价格

 		4-PORT LVDS AND 4-PORT TTL-TO-LVDS REPEATERS
SN65LVDS104DRG4 TI

获取价格

 		4-PORT LVDS AND 4-PORT TTL-TO-LVDS REPEATERS
SN65LVDS104PW TI

获取价格

 		4-PORT LVDS AND 4-PORT TTL-TO-LVDS REPEATERS
SN65LVDS104PWG4 TI

获取价格

 		4-PORT LVDS AND 4-PORT TTL-TO-LVDS REPEATERS
SN65LVDS104PWLE TI

获取价格

 		LINE TRANSCEIVER, PDSO16, PLASTIC, TSSOP-16

与SN65LVDS101DRG4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证