SN65EPT23
www.ti.com
SLLS969 –NOVEMBER 2009
3.3V ECL Differential LVPECL/LVDS to LVTTL/LVCMOS Translator
Check for Samples: SN65EPT23
1
FEATURES
PINOUT ASSIGNMENT
•
Dual 3.3 V Differential LVPECL/LVDS to
LVTTL/LVCMOS Buffer Translator
+
+
•
•
24 mA LVTTL Ouputs
VCC
Q0
1
2
8
7
D0
D0
Operating Range
+
–
–
VCC = 3.0 V to 3.6 V
GND = 0 V
LVTTL
LVPECL
+
•
•
•
•
Support for Clock Frequencies > 300 MHz
2.0 ns Typical Propagation Delay
6
5
Q1
3
4
D1
D1
Built-in Temperature Compensation
Drop in Compatible to MC100EPT23
+
GND
APPLICATIONS
•
•
Data and Clock Transmission Over Backplane
Signaling Level Conversion for Clock or Data
Table 1. PIN DESCRIPTION
PIN
FUNCTION
Q0, Q1
LVTTL/LVCMOS Outputs
DESCRIPTION
D0, D 0, D1, D 1
Differential LVPECL/LVDS/CML Inputs
Positive Supply
The SN65EPT23 is a low power dual LVPECL/LVDS
to LVTTL/LVCMOS translator device. The device
includes circuitry to maintain inputs at Vcc/2 when left
open. The SN65EPT23 is housed in an industry
standard SOIC-8 package and is also available in
TSSOP-8 option.
VCC
GND
EP
Ground
Exposed pad must be connected to a
sufficient thermal conduit. Electrically
connect to the most negative supply or
leave floating open.
ORDERING INFORMATION(1)
PART NUMBER
SN65EPT23D/DR
PART MARKING
PACKAGE
LEAD FINISH
NiPdAu
EPT23
SSTI
SOIC
SN65EPT23DGK/DGKR
MSOP
NiPdAu
(1) Leaded device option not initially available; contact TI sales representative for further information.
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Copyright © 2009, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.