5秒后页面跳转
SN65EPT21 PDF预览

SN65EPT21

更新时间: 2024-09-13 11:48:27
品牌 Logo 应用领域
德州仪器 - TI 转换器
页数 文件大小 规格书
10页 218K
描述
3.3-V Differential PECL/LVDS to TTL Translator

SN65EPT21 数据手册

 浏览型号SN65EPT21的Datasheet PDF文件第2页浏览型号SN65EPT21的Datasheet PDF文件第3页浏览型号SN65EPT21的Datasheet PDF文件第4页浏览型号SN65EPT21的Datasheet PDF文件第5页浏览型号SN65EPT21的Datasheet PDF文件第6页浏览型号SN65EPT21的Datasheet PDF文件第7页 
SN65EPT21  
www.ti.com  
SLLS970 NOVEMBER 2009  
3.3-V Differential PECL/LVDS to TTL Translator  
Check for Samples: SN65EPT21  
1
FEATURES  
PIN ASSIGNMENT(Add pullup on BOTH  
inputs)  
1 ns Propagation Delay  
Fmax > 300MHz  
Operating Range: VCC = 3.0 V to 3.6 V with  
GND = 0 V  
D or DGK PACKAGE  
(TOP VIEW)  
24-mA TTL Output  
+
Built-In Temperature Compensation  
VCC  
1
2
8
7
NC  
+
Drop-In Compatible to the MC10EPT21,  
MC100EPT21  
LVTTL  
Q
D
+
APPLICATIONS  
Data and Clock Transmission Over Backplane  
Signaling Level Conversion for Clock or Data  
6
5
NC  
3
4
D
LVPECL  
VBB  
GND  
DESCRIPTION  
The SN65EPT21 is  
a differential PECL-to-TTL  
translator. It operates on +3.3 V supply and ground  
only. The device includes circuitry to maintain inputs  
at Vcc/2 when left open.  
Table 1. Pin Descriptions  
PIN  
FUNCTION  
The VBB pin is a reference voltage output for the  
device. When the device is used in single-ended  
mode, the unused input should be tied to VBB. This  
reference voltage can also be used to bias the input  
when it is ac coupled. When it is used, place a  
Q
LVTTL/LVCMOS Output  
D, D  
VCC  
VBB  
GND  
NC  
Differential LVPECL/LVDS/CML Input  
Positive Supply  
Output Reference Voltage  
Ground  
0.01μF decoupling capacitor between VCC and VBB  
.
Also limit the sink/source current to < 0.5 mA to VBB  
Leave VBB open when it is not used.  
.
No Connect  
EP  
(DFN8 only) Thermal exposed pad must be  
connected to a sufficient thermal conduit.  
Electrically connect to the most negative supply  
(GND) or leave unconnected, floating open.  
The SN65EPT21 is housed in an industry standard  
SOIC-8 package and is also available in an optional  
TSSOP-8 package.  
ORDERING INFORMATION(1)  
PART NUMBER  
SN65EPT21D/DR  
PART MARKING  
PACKAGE  
LEAD FINISH  
NiPdAu  
EPT21  
SSSI  
SOIC  
SN65EPT21DGK/DGKR  
MSOP  
NiPdAu  
(1) Leaded device options are not initially available; contact a sales representative for further details.  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 2009, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  

与SN65EPT21相关器件

型号 品牌 获取价格 描述 数据表
SN65EPT21_10 TI

获取价格

3.3-V Differential PECL/LVDS to TTL Translator
SN65EPT21D TI

获取价格

3.3-V Differential PECL/LVDS to TTL Translator
SN65EPT21DGK TI

获取价格

3.3-V Differential PECL/LVDS to TTL Translator
SN65EPT21DGKR TI

获取价格

3.3-V Differential PECL/LVDS to TTL Translator
SN65EPT21DR TI

获取价格

3.3-V Differential PECL/LVDS to TTL Translator
SN65EPT22 TI

获取价格

3.3 V Dual LVTTL/LVCMOS to Differential LVPECL Buffer
SN65EPT22_10 TI

获取价格

3.3 V Dual LVTTL/LVCMOS to Differential LVPECL Buffer
SN65EPT22D TI

获取价格

3.3 V Dual LVTTL/LVCMOS to Differential LVPECL Buffer
SN65EPT22DGK TI

获取价格

3.3 V Dual LVTTL/LVCMOS to Differential LVPECL Buffer
SN65EPT22DGKR TI

获取价格

3.3 V Dual LVTTL/LVCMOS to Differential LVPECL Buffer