Datasheet > SN55LVDS32_00

SN55LVDS32_00

更新时间： 2024-11-27 04:03:31

品牌	Logo	应用领域
德州仪器 - TI		/
页数	文件大小	规格书
22页	320K
描述
HIGH-SPEED DIFFERENTIAL LINE RECEIVERS

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SN55LVDS32_00 数据手册

SN55LVDS32, SN65LVDS32, SN65LVDS3486, SN65LVDS9637

HIGH-SPEED DIFFERENTIAL LINE RECEIVERS

SLLS262H – JULY 1997 – REVISED MARCH 2000

Meets or Exceeds the Requirements of

ANSI TIA/EIA-644 Standard

SN55LVDS32 . . . J OR W

SN65LVDS32D

(Marked as LVDS32 or 65LVDS32)

(TOP VIEW)

Operates with a Single 3.3-V Supply

Designed for Signaling Rate of Up To

400 Mbps

Differential Input Thresholds ±100 mV Max

Typical Propagation Delay Time of 2.1 ns

Power Dissipation 60 mW Typical per

Receiver at 200 MHz

11 3Y

10 3A

Bus-Terminal ESD Protection Exceeds 8 kV

GND

Low-Voltage TTL (LVTTL) Logic Output

Levels

SN55LVDS32FK

(TOP VIEW)

Pin-Compatible with the AM26LS32,

MC3486, and µA9637

Open-Circuit Fail Safe

20 19

description

The

SN55LVDS32,

SN65LVDS32,

SN65LVDS3486, and SN65LVDS9637 are

differential line receivers that implement the

electricalcharacteristicsoflow-voltagedifferential

signaling (LVDS). This signaling technique lowers

the output voltage levels of 5-V differential

standard levels (such as EIA/TIA-422B) to reduce

the power, increase the switching speeds, and

allow operation with a 3.3-V supply rail. Any of the

four differential receivers provides a valid logical

output state with a ±100 mV differential input

voltage within the input common-mode voltage

range. The input common-mode voltage range

allows 1 V of ground potential difference between

two LVDS nodes.

10 11 12 13

SN65LVDS3486D (Marked as LVDS3486)

(TOP VIEW)

1,2EN

3,4EN

The intended application of these devices and

signaling technique is both point-to-point and

multidrop (one driver and multiple receivers) data

transmission over controlled impedance media of

approximately 100 Ω. The transmission media

may be printed-circuit board traces, backplanes,

or cables. The ultimate rate and distance of data

transfer is dependent upon the attenuation

characteristics of the media and the noise

coupling to the environment.

11 3Y

10 3A

GND

SN65LVDS9637D (Marked as DK637 or LVDS37)

SN65LVDS9637DGN (Marked as L37)

(TOP VIEW)

The SN65LVDS32, SN65LVDS3486, and

SN65LVDS9637 are characterized for operation

from –40°C to 85°C. The SN55LVDS32 is

characterized for operation from –55°C to 125°C.

GND

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7...22

中文翻译

下载PDF

与SN55LVDS32_00相关器件

型号	品牌	获取价格	描述	数据表
SN55LVDS32_07	TI	获取价格	HIGH-SPEED DIFFERENTIAL LINE RECEIVERS
SN55LVDS32_08	TI	获取价格	HIGH-SPEED DIFFERENTIAL LINE RECEIVERS
SN55LVDS32_09	TI	获取价格	HIGH-SPEED DIFFERENTIAL LINE RECEIVERS
SN55LVDS32FK	TI	获取价格	HIGH-SPEED DIFFERENTIAL LINE RECEIVERS
SN55LVDS32FKR	TI	获取价格	QUAD LINE RECEIVER, CQCC20, CERAMIC, LCC-20
SN55LVDS32J	TI	获取价格	HIGH-SPEED DIFFERENTIAL LINE RECEIVERS
SN55LVDS32MD	TI	获取价格	QUAD LINE TRANSCEIVER, PDSO16
SN55LVDS32MDR	TI	获取价格	暂无描述
SN55LVDS32-SP	TI	获取价格	HIGH-SPEED DIFFERENTIAL LINE RECEIVER
SN55LVDS32W	TI	获取价格	HIGH-SPEED DIFFERENTIAL LINE RECEIVERS

与SN55LVDS32_00相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

46
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

34
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

63
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

59

产品中心

服务支持

精选活动

关于我们

帮助中心

SN55LVDS32_00

SN55LVDS32_00 数据手册

与SN55LVDS32_00相关器件

与SN55LVDS32_00相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN55LVDS32_00

SN55LVDS32_00 数据手册

与SN55LVDS32_00相关器件

与SN55LVDS32_00相关文章

您还可以找

您在本页遇到什么问题？