SN54S374W

更新时间： 2024-01-29 07:15:26

品牌	Logo	应用领域
德州仪器 - TI		触发器锁存器逻辑集成电路
页数	文件大小	规格书
24页	638K
描述
OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

SN54S374W 技术参数

是否Rohs认证：	不符合	生命周期：	Obsolete
Reach Compliance Code：	unknown	风险等级：	5.7
Is Samacsys：	N	JESD-30 代码：	R-XDFP-F20
JESD-609代码：	e0	逻辑集成电路类型：	D FLIP-FLOP
功能数量：	8	端子数量：	20
最高工作温度：	125 °C	最低工作温度：	-55 °C
输出特性：	3-STATE	封装主体材料：	CERAMIC
封装代码：	DFP	封装等效代码：	FL20,.3
封装形状：	RECTANGULAR	封装形式：	FLATPACK
电源：	5 V	认证状态：	Not Qualified
筛选级别：	MIL-STD-883 Class C	子类别：	FF/Latches
标称供电电压 (Vsup)：	5 V	表面贴装：	YES
技术：	TTL	温度等级：	MILITARY
端子面层：	Tin/Lead (Sn/Pb)	端子形式：	FLAT
端子节距：	1.27 mm	端子位置：	DUAL
触发器类型：	POSITIVE EDGE	Base Number Matches：	1

SN54S374W 数据手册

SN54LS373, SN54LS374, SN54S373, SN54S374,

SN74LS373, SN74LS374, SN74S373, SN74S374

OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

SDLS165B – OCTOBER 1975 – REVISED AUGUST 2002

SN54LS373, SN54LS374, SN54S373,

SN54S374 . . . J OR W PACKAGE

SN74LS373, SN74S374 . . . DW, N, OR NS PACKAGE

Choice of Eight Latches or Eight D-Type

Flip-Flops in a Single Package

3-State Bus-Driving Outputs

Full Parallel Access for Loading

Buffered Control Inputs

SN74LS374 . . . DB, DW, N, OR NS PACKAGE

SN74S373 . . . DW OR N PACKAGE

(TOP VIEW)

Clock-Enable Input Has Hysteresis to

Improve Noise Rejection (’S373 and ’S374)

P-N-P Inputs Reduce DC Loading on Data

Lines (’S373 and ’S374)

description

These 8-bit registers feature 3-state outputs

designed specifically for driving highly capacitive

or relatively low-impedance loads. The

†

GND

high-impedance

3-state

and

increased

†

Cfor’LS373and’S373;CLKfor’LS374and’S374.

high-logic-level drive provide these registers with

the capability of being connected directly to and

driving the bus lines in a bus-organized system

without need for interface or pullup components.

These devices are particularly attractive for

implementing buffer registers, I/O ports,

bidirectional bus drivers, and working registers.

SN54LS373, SN54LS374, SN54S373,

SN54S374 . . . FK PACKAGE

(TOP VIEW)

20 19

The eight latches of the ’LS373 and ’S373 are

transparent D-type latches, meaning that while

the enable (C or CLK) input is high, the Q outputs

follow the data (D) inputs. When C or CLK is taken

low, the output is latched at the level of the data

that was set up.

9 10 11 12 13

The eight flip-flops of the ’LS374 and ’S374 are

edge-triggered D-type flip-flops. On the positive

transition of the clock, the Q outputs are set to the

logic states that were set up at the D inputs.

†

Cfor’LS373and’S373;CLKfor’LS374and’S374.

Schmitt-trigger buffered inputs at the enable/clock lines of the ’S373 and ’S374 devices simplify system design

as ac and dc noise rejection is improved by typically 400 mV due to the input hysteresis. A buffered

output-control (OC) input can be used to place the eight outputs in either a normal logic state (high or low logic

levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines

significantly.

OC does not affect the internal operation of the latches or flip-flops. That is, the old data can be retained or new

data can be entered, even while the outputs are off.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

On products compliant to MIL-PRF-38535, all parameters are tested

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

unless otherwise noted. On all other products, production

testing of all parameters.

processing does not necessarily include testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7...24

中文翻译

下载PDF

与SN54S374W相关器件

型号	品牌	获取价格	描述	数据表
SN54S37FK	TI	获取价格	QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS
SN54S37J	TI	获取价格	QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS
SN54S37W	TI	获取价格	QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS
SN54S37W-00	TI	获取价格	S SERIES, QUAD 2-INPUT NAND GATE, CDFP14
SN54S37W-10	TI	获取价格	S SERIES, QUAD 2-INPUT NAND GATE, CDFP14
SN54S38	TI	获取价格	QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS
SN54S381	TI	获取价格	ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS
SN54S381FK	TI	获取价格	ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS
SN54S381J	TI	获取价格	ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS
SN54S381J-00	TI	获取价格	S SERIES, 4-BIT ARITHMETIC LOGIC UNIT, CDIP20

与SN54S374W相关文章

MBRS340T3G手册解读：参数说明、产品特性及应用
2024-06-28

1
PMOS管背靠背连接：串联还是并联？
2024-06-28

2
高压电解电容的分类与选型策略
2024-06-28

3
数码管：基本概念、分类、技术发展及市场趋势
2024-06-27

6

产品中心

服务支持

精选活动

关于我们

帮助中心

SN54S374W

SN54S374W 技术参数

SN54S374W 数据手册

与SN54S374W相关器件

与SN54S374W相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN54S374W

SN54S374W 技术参数

SN54S374W 数据手册

与SN54S374W相关器件

与SN54S374W相关文章

您还可以找

您在本页遇到什么问题？