5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> SN54S373J
SN54S373J PDF预览

SN54S373J

更新时间： 2024-11-19 22:53:39
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器触发器锁存器逻辑集成电路
页数 文件大小 规格书
24页 638K
描述
OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

阅读下载

中文翻译

获取价格

SN54S373J 技术参数

生命周期：Active零件包装代码：DIP
包装说明：DIP, DIP20,.3针数：20
Reach Compliance Code：not_compliantHTS代码：8542.39.00.01
Factory Lead Time：6 weeks风险等级：5.56
控制类型：ENABLE LOW计数方向：UNIDIRECTIONAL
系列：SJESD-30 代码：R-GDIP-T20
长度：24.195 mm负载电容（CL）：15 pF
逻辑集成电路类型：BUS DRIVER最大I（ol）：0.02 A
位数：8功能数量：1
端口数量：2端子数量：20
最高工作温度：125 °C最低工作温度：-55 °C
输出特性：3-STATE输出极性：TRUE
封装主体材料：CERAMIC, GLASS-SEALED封装代码：DIP
封装等效代码：DIP20,.3封装形状：RECTANGULAR
封装形式：IN-LINE包装方法：TUBE
峰值回流温度（摄氏度）：NOT SPECIFIED电源：5 V
最大电源电流（ICC）：190 mAProp。Delay @ Nom-Sup：18 ns
传播延迟（tpd）：30 ns认证状态：Not Qualified
施密特触发器：No座面最大高度：5.08 mm
子类别：FF/Latches最大供电电压 (Vsup)：5.5 V
最小供电电压 (Vsup)：4.5 V标称供电电压 (Vsup)：5 V
表面贴装：NO技术：TTL
温度等级：MILITARY端子形式：THROUGH-HOLE
端子节距：2.54 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED触发器类型：POSITIVE EDGE
宽度：7.62 mmBase Number Matches：1

SN54S373J 数据手册

 浏览型号SN54S373J的Datasheet PDF文件第2页浏览型号SN54S373J的Datasheet PDF文件第3页浏览型号SN54S373J的Datasheet PDF文件第4页浏览型号SN54S373J的Datasheet PDF文件第5页浏览型号SN54S373J的Datasheet PDF文件第6页浏览型号SN54S373J的Datasheet PDF文件第7页 
SN54LS373, SN54LS374, SN54S373, SN54S374,  
SN74LS373, SN74LS374, SN74S373, SN74S374  
OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS  
SDLS165B – OCTOBER 1975 – REVISED AUGUST 2002  
SN54LS373, SN54LS374, SN54S373,  
SN54S374 . . . J OR W PACKAGE  
SN74LS373, SN74S374 . . . DW, N, OR NS PACKAGE  
Choice of Eight Latches or Eight D-Type  
Flip-Flops in a Single Package  
3-State Bus-Driving Outputs  
Full Parallel Access for Loading  
Buffered Control Inputs  
SN74LS374 . . . DB, DW, N, OR NS PACKAGE  
SN74S373 . . . DW OR N PACKAGE  
(TOP VIEW)  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
OC  
1Q  
V
CC  
Clock-Enable Input Has Hysteresis to  
Improve Noise Rejection (’S373 and ’S374)  
8Q  
8D  
7D  
7Q  
6Q  
6D  
5D  
5Q  
1D  
P-N-P Inputs Reduce DC Loading on Data  
Lines (’S373 and ’S374)  
2D  
2Q  
3Q  
description  
3D  
These 8-bit registers feature 3-state outputs  
designed specifically for driving highly capacitive  
or relatively low-impedance loads. The  
4D  
4Q  
†
GND  
C
high-impedance  
3-state  
and  
increased  
†
Cfor’LS373and’S373;CLKfor’LS374and’S374.  
high-logic-level drive provide these registers with  
the capability of being connected directly to and  
driving the bus lines in a bus-organized system  
without need for interface or pullup components.  
These devices are particularly attractive for  
implementing buffer registers, I/O ports,  
bidirectional bus drivers, and working registers.  
SN54LS373, SN54LS374, SN54S373,  
SN54S374 . . . FK PACKAGE  
(TOP VIEW)  
3
2
1
20 19  
18  
The eight latches of the ’LS373 and ’S373 are  
transparent D-type latches, meaning that while  
the enable (C or CLK) input is high, the Q outputs  
follow the data (D) inputs. When C or CLK is taken  
low, the output is latched at the level of the data  
that was set up.  
8D  
7D  
7Q  
6Q  
6D  
2D  
2Q  
3Q  
3D  
4D  
4
5
6
7
8
17  
16  
15  
14  
9 10 11 12 13  
The eight flip-flops of the ’LS374 and ’S374 are  
edge-triggered D-type flip-flops. On the positive  
transition of the clock, the Q outputs are set to the  
logic states that were set up at the D inputs.  
†
Cfor’LS373and’S373;CLKfor’LS374and’S374.  
Schmitt-trigger buffered inputs at the enable/clock lines of the ’S373 and ’S374 devices simplify system design  
as ac and dc noise rejection is improved by typically 400 mV due to the input hysteresis. A buffered  
output-control (OC) input can be used to place the eight outputs in either a normal logic state (high or low logic  
levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines  
significantly.  
OC does not affect the internal operation of the latches or flip-flops. That is, the old data can be retained or new  
data can be entered, even while the outputs are off.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2002, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
unless otherwise noted. On all other products, production  
testing of all parameters.  
processing does not necessarily include testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...24

中文翻译

下载PDF

与SN54S373J相关器件

型号 品牌 获取价格 描述 数据表
SN54S373J-00 TI

获取价格

 		S SERIES, 8-BIT DRIVER, TRUE OUTPUT, CDIP20
SN54S373JB ROCHESTER

获取价格

 		Bus Driver,
SN54S373W TI

获取价格

 		OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS
SN54S374 TI

获取价格

 		OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS
SN54S374FK TI

获取价格

 		OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS
SN54S374J TI

获取价格

 		OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS
SN54S374W TI

获取价格

 		OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS
SN54S37FK TI

获取价格

 		QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS
SN54S37J TI

获取价格

 		QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS
SN54S37W TI

获取价格

 		QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS

与SN54S373J相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证