5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> SN54LVTH16652WD
SN54LVTH16652WD PDF预览

SN54LVTH16652WD

更新时间： 2024-11-19 23:03:07
品牌 Logo 应用领域
德州仪器 - TI 总线收发器输出元件
页数 文件大小 规格书
13页 224K
描述
3.3-V ABT 16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

SN54LVTH16652WD 技术参数

生命周期：Obsolete零件包装代码：DFP
包装说明：DFP, FL56,.4,25针数：56
Reach Compliance Code：unknown风险等级：5.84
其他特性：WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION控制类型：INDEPENDENT CONTROL
计数方向：BIDIRECTIONAL系列：LVT
JESD-30 代码：R-GDFP-F56长度：18.288 mm
逻辑集成电路类型：REGISTERED BUS TRANSCEIVER最大I（ol）：0.064 A
位数：8功能数量：2
端口数量：2端子数量：56
最高工作温度：125 °C最低工作温度：-55 °C
输出特性：3-STATE输出极性：TRUE
封装主体材料：CERAMIC, GLASS-SEALED封装代码：DFP
封装等效代码：FL56,.4,25封装形状：RECTANGULAR
封装形式：FLATPACK电源：3.3 V
最大电源电流（ICC）：5 mAProp。Delay @ Nom-Sup：3.4 ns
传播延迟（tpd）：5 ns认证状态：Not Qualified
筛选级别：38535Q/M;38534H;883B座面最大高度：3.05 mm
子类别：Bus Driver/Transceivers最大供电电压 (Vsup)：3.6 V
最小供电电压 (Vsup)：2.7 V标称供电电压 (Vsup)：3.3 V
表面贴装：YES技术：BICMOS
温度等级：MILITARY端子形式：FLAT
端子节距：0.635 mm端子位置：DUAL
翻译：N/A触发器类型：POSITIVE EDGE
宽度：9.652 mmBase Number Matches：1

SN54LVTH16652WD 数据手册

 浏览型号SN54LVTH16652WD的Datasheet PDF文件第2页浏览型号SN54LVTH16652WD的Datasheet PDF文件第3页浏览型号SN54LVTH16652WD的Datasheet PDF文件第4页浏览型号SN54LVTH16652WD的Datasheet PDF文件第5页浏览型号SN54LVTH16652WD的Datasheet PDF文件第6页浏览型号SN54LVTH16652WD的Datasheet PDF文件第7页 
SN54LVTH16652, SN74LVTH16652  
3.3-V ABT 16-BIT BUS TRANSCEIVERS AND REGISTERS  
WITH 3-STATE OUTPUTS  
SCBS150K – JULY 1994 – REVISED APRIL 1999  
SN54LVTH16652 . . . WD PACKAGE  
SN74LVTH16652 . . . DGG OR DL PACKAGE  
(TOP VIEW)  
Members of the Texas Instruments  
Widebus Family  
State-of-the-Art Advanced BiCMOS  
Technology (ABT) Design for 3.3-V  
Operation and Low Static-Power  
Dissipation  
1OEAB  
1CLKAB  
1SAB  
GND  
1OEBA  
1CLKBA  
1SBA  
GND  
1
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
2
3
Support Mixed-Mode Signal Operation  
(5-V Input and Output Voltages With  
4
1A1  
1B1  
5
3.3-V V  
)
CC  
1A2  
1B2  
6
V
V
Support Unregulated Battery Operation  
Down to 2.7 V  
7
CC  
CC  
1A3  
1A4  
1A5  
GND  
1A6  
1A7  
1A8  
2A1  
2A2  
2A3  
GND  
2A4  
2A5  
2A6  
1B3  
1B4  
1B5  
GND  
1B6  
1B7  
1B8  
2B1  
2B2  
2B3  
GND  
2B4  
2B5  
2B6  
8
9
Typical V  
< 0.8 V at V  
(Output Ground Bounce)  
OLP  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
= 3.3 V, T = 25°C  
CC  
A
I
and Power-Up 3-State Support Hot  
off  
Insertion  
Bus Hold on Data Inputs Eliminates the  
Need for External Pullup/Pulldown  
Resistors  
Distributed V  
Minimizes High-Speed Switching Noise  
and GND Pin Configuration  
CC  
Flow-Through Architecture Optimizes PCB  
Layout  
Latch-Up Performance Exceeds 500 mA Per  
JESD 17  
V
V
CC  
CC  
2A7 23  
2A8 24  
34 2B7  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015; Exceeds 200 V  
Using Machine Model (C = 200 pF, R = 0)  
33 2B8  
GND 25  
32 GND  
31 2SBA  
30 2CLKBA  
29 2OEBA  
2SAB 26  
2CLKAB 27  
2OEAB 28  
Package Options Include Plastic Shrink  
Small-Outline (DL) and Thin Shrink  
Small-Outline (DGG) Packages and 380-mil  
Fine-Pitch Ceramic Flat (WD) Package  
Using 25-mil Center-to-Center Spacings  
description  
The ’LVTH16652 devices are 16-bit bus transceivers designed for low-voltage (3.3-V) V  
operation, but with  
CC  
the capability to provide a TTL interface to a 5-V system environment. These devices can be used as two 8-bit  
transceivers or one 16-bit transceiver.  
Output-enable (OEAB and OEBA) inputs are provided to control the transceiver functions. Select-control (SAB  
and SBA) inputs are provided to select whether real-time or stored data is transferred. A low input level selects  
real-time data, and a high input level selects stored data. The circuitry used for select control eliminates the  
typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data.  
Figure 1 illustrates the four fundamental bus-management functions that can be performed with the  
’LVTH16652 devices.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus is a trademark of Texas Instruments Incorporated.  
Copyright 1999, Texas Instruments Incorporated  
UNLESS OTHERWISE NOTED this document contains PRODUCTION  
DATA information current as of publication date. Products conform to  
specifications per the terms of Texas Instruments standard warranty.  
Production processing does not necessarily include testing of all  
parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...13

中文翻译

下载PDF

与SN54LVTH16652WD相关器件

型号 品牌 获取价格 描述 数据表
SN54LVTH16652WDR TI

获取价格

 		LVT SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDFP56, 0.380 INCH, FINE PITCH
SN54LVTH16835 TI

获取价格

 		3.3-V ABT 18-BIT UNIVERSAL BUS DRIVERS WITH 3-STATE OUTPUTS
SN54LVTH16835_15 TI

获取价格

 		3.3-V ABT 18-BIT UNIVERSAL BUS DRIVERS
SN54LVTH16835WD TI

获取价格

 		3.3-V ABT 18-BIT UNIVERSAL BUS DRIVERS WITH 3-STATE OUTPUTS
SN54LVTH16835WDR TI

获取价格

 		暂无描述
SN54LVTH16952 TI

获取价格

 		3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS
SN54LVTH16952_07 TI

获取价格

 		3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS
SN54LVTH16952WD TI

获取价格

 		3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS
SN54LVTH182245WD TI

获取价格

 		LVT SERIES, DUAL 9-BIT BOUNDARY SCAN TRANSCEIVER, TRUE OUTPUT, CDFP56
SN54LVTH182502A TI

获取价格

 		3.3-V ABT SCAN TEST DEVICES WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS

与SN54LVTH16652WD相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证