5秒后页面跳转
SN54LVT245BW PDF预览

SN54LVT245BW

更新时间: 2024-10-30 23:03:07
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器逻辑集成电路输出元件信息通信管理
页数 文件大小 规格书
7页 113K
描述
3.3-V ABT OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SN54LVT245BW 技术参数

生命周期:Obsolete零件包装代码:DFP
包装说明:CERAMIC, FP-20针数:20
Reach Compliance Code:unknown风险等级:5.33
Is Samacsys:N其他特性:WITH DIRECTION CONTROL
系列:LVTJESD-30 代码:R-GDFP-F20
长度:13.09 mm负载电容(CL):50 pF
逻辑集成电路类型:BUS TRANSCEIVER位数:8
功能数量:1端口数量:2
端子数量:20最高工作温度:125 °C
最低工作温度:-55 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:CERAMIC, GLASS-SEALED
封装代码:DFP封装形状:RECTANGULAR
封装形式:FLATPACK最大电源电流(ICC):5 mA
传播延迟(tpd):4.2 ns认证状态:Not Qualified
座面最大高度:2.54 mm最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):2.7 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:BICMOS
温度等级:MILITARY端子形式:FLAT
端子节距:1.27 mm端子位置:DUAL
宽度:6.92 mmBase Number Matches:1

SN54LVT245BW 数据手册

 浏览型号SN54LVT245BW的Datasheet PDF文件第2页浏览型号SN54LVT245BW的Datasheet PDF文件第3页浏览型号SN54LVT245BW的Datasheet PDF文件第4页浏览型号SN54LVT245BW的Datasheet PDF文件第5页浏览型号SN54LVT245BW的Datasheet PDF文件第6页浏览型号SN54LVT245BW的Datasheet PDF文件第7页 
SN54LVT245B, SN74LVT245B  
3.3-V ABT OCTAL BUS TRANSCEIVERS  
WITH 3-STATE OUTPUTS  
SCES004D – JANUARY 1995 – REVISED APRIL 2000  
SN54LVT245B . . . J OR W PACKAGE  
SN74LVT245B . . . DB, DW, OR PW PACKAGE  
(TOP VIEW)  
State-of-the-Art Advanced BiCMOS  
Technology (ABT) Design for 3.3-V  
Operation and Low Static-Power  
Dissipation  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
DIR  
A1  
V
CC  
Support Mixed-Mode Signal Operation (5-V  
Input and Output Voltages With 3.3-V V  
OE  
B1  
B2  
B3  
B4  
B5  
B6  
B7  
B8  
)
CC  
A2  
Support Unregulated Battery Operation  
Down to 2.7 V  
A3  
A4  
A5  
Typical V  
<0.8 V at V  
(Output Ground Bounce)  
OLP  
CC  
= 3.3 V, T = 25°C  
A6  
A
A7  
I
and Power-Up 3-State Support Hot  
off  
A8  
Insertion  
GND  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
SN54LVT245B . . . FK PACKAGE  
(TOP VIEW)  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
– 1000-V Charged-Device Model (C101)  
Package Options Include Plastic  
Small-Outline (DW), Shrink Small-Outline  
(DB), and Thin Shrink Small-Outline (PW)  
Packages, Ceramic Chip Carriers (FK),  
Ceramic Flat (W) Packages, and Ceramic  
(J) DIPs  
3
2
1 20 19  
18  
B1  
B2  
A3  
A4  
A5  
A6  
A7  
4
5
6
7
8
17  
16 B3  
15  
14  
B4  
B5  
9 10 11 12 13  
description  
These octal bus transceivers are designed  
specifically for low-voltage (3.3-V) V operation,  
CC  
but with the capability to provide a TTL interface  
to a 5-V system environment.  
These devices are designed for asynchronous communication between data buses. They transmit data from  
the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR)  
input. The output-enable (OE) input can be used to disable the devices so the buses are effectively isolated.  
When V  
is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down.  
CC  
However, to ensure the high-impedance state above 1.5 V, OE should be tied to V  
the minimum value of the resistor is determined by the current-sinking capability of the driver.  
through a pullup resistor;  
CC  
These devices are fully specified for hot-insertion applications using I and power-up 3-state. The I circuitry  
off  
off  
disables the outputs, preventing damaging current backflow through the devices when they are powered down.  
The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down,  
which prevents driver conflict.  
The SN54LVT245B is characterized for operation over the full military temperature range of –55°C to 125°C.  
The SN74LVT245B is characterized for operation from –40°C to 85°C.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2000, Texas Instruments Incorporated  
UNLESS OTHERWISE NOTED this document contains PRODUCTION  
DATA information current as of publication date. Products conform to  
specifications per the terms of Texas Instruments standard warranty.  
Production processing does not necessarily include testing of all  
parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN54LVT245BW相关器件

型号 品牌 获取价格 描述 数据表
SN54LVT273J TI

获取价格

LVT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDIP20
SN54LVT2952 TI

获取价格

3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SN54LVT2952_14 TI

获取价格

3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SN54LVT2952JT TI

获取价格

LVT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP24, CERAMIC, DIP-24
SN54LVT543 TI

获取价格

3.3-V ABT OCTAL REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS
SN54LVT543_07 TI

获取价格

3.3-V ABT OCTAL REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS
SN54LVT543FK TI

获取价格

3.3-V ABT OCTAL REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS
SN54LVT543JT TI

获取价格

3.3-V ABT OCTAL REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS
SN54LVT573 TI

获取价格

3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN54LVT573FK TI

获取价格

3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS