SN54LV74AWR

更新时间： 2024-11-26 13:13:47

品牌	Logo	应用领域
德州仪器 - TI		触发器
页数	文件大小	规格书
7页	139K
描述
暂无描述

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SN54LV74AWR 数据手册

SN54LV74, SN74LV74

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS

SCLS189C – FEBRUARY 1993 – REVISED APRIL 1996

SN54LV74 . . . J OR W PACKAGE

SN74LV74 . . . D, DP, OR PW PACKAGE

(TOP VIEW)

EPIC (Enhanced-Performance Implanted

CMOS) 2-µ Process

Typical V (Output Ground Bounce)

OLP

< 0.8 V at V , T = 25°C

1CLR

2CLR

Typical V

> 2 V at V , T = 25°C

(Output V

Undershoot)

OHV

1CLK

1PRE

ESD Protection Exceeds 2000 V Per

MIL-STD-883C, Method 3015; Exceeds

200 V Using Machine Model

(C = 200 pF, R = 0)

2CLK

10 2PRE

GND

Latch-Up Performance Exceeds 250 mA

Per JEDEC Standard JESD-17

SN54LV74 . . . FK PACKAGE

(TOP VIEW)

Package Options Include Plastic

Small-Outline (D), Shrink Small-Outline

(DB), Thin Shrink Small-Outline (PW),

Ceramic Flat (W) Packages, Chip Carriers

(FK), and (J) 300-mil DIPs

20 19

1CLK

description

2CLK

1PRE

15 NC

These dual positive-edge-triggered D-type flip-

flops are designed for 2.7-V to 5.5-V V

operation.

2PRE

9 10 11 12 13

A low level at the preset (PRE) or clear (CLR)

inputs sets or resets the outputs regardless of the

levels of the other inputs. When PRE and CLR are

inactive (high), data at the data (D) inputs meeting

the setup-time requirements is transferred to the

NC – No internal connection

outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly

related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed

without affecting the levels at the outputs.

The SN74LV74 is available in TI’s shrink small-outline package (DB), which provides the same I/O pin count

and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LV74 is characterized for operation over the full military temperature range of –55°C to 125°C. The

SN74LV74 is characterized for operation from –40°C to 85°C.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION

DATA information current as of publication date. Products conform to

specifications per the terms of Texas Instruments standard warranty.

Production processing does not necessarily include testing of all

parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7

中文翻译

下载PDF

与SN54LV74AWR相关器件

型号	品牌	获取价格	描述	数据表
SN54LV74FK	TI	获取价格	DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
SN54LV74J	TI	获取价格	DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
SN54LV74W	TI	获取价格	DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
SN54LV86A	TI	获取价格	QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
SN54LV86A_07	TI	获取价格	QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
SN54LV86A_08	TI	获取价格	QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
SN54LV86AFK	TI	获取价格	QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
SN54LV86AJ	TI	获取价格	QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
SN54LV86AW	TI	获取价格	QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
SN54LVC00A	TI	获取价格	QUADRUPLE 2-INPUT POSITIVE-NAND GATES

与SN54LV74AWR相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

43
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

33
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

61
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

58

产品中心

服务支持

精选活动

关于我们

帮助中心

SN54LV74AWR

SN54LV74AWR 数据手册

与SN54LV74AWR相关器件

与SN54LV74AWR相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN54LV74AWR

SN54LV74AWR 数据手册

与SN54LV74AWR相关器件

与SN54LV74AWR相关文章

您还可以找

您在本页遇到什么问题？