5秒后页面跳转
SN54LS374JD PDF预览

SN54LS374JD

更新时间: 2024-09-27 13:13:43
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 总线驱动器总线收发器触发器锁存器逻辑集成电路输出元件
页数 文件大小 规格书
7页 252K
描述
LS SERIES, 8-BIT DRIVER, TRUE OUTPUT, CDIP20, CERAMIC, DIP-20

SN54LS374JD 技术参数

生命周期:Obsolete零件包装代码:DIP
包装说明:DIP,针数:20
Reach Compliance Code:unknown风险等级:5.03
系列:LSJESD-30 代码:R-CDIP-T20
长度:24.515 mm负载电容(CL):45 pF
逻辑集成电路类型:BUS DRIVER位数:8
功能数量:1端口数量:2
端子数量:20最高工作温度:125 °C
最低工作温度:-55 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:CERAMIC, METAL-SEALED COFIRED
封装代码:DIP封装形状:RECTANGULAR
封装形式:IN-LINE最大电源电流(ICC):40 mA
传播延迟(tpd):28 ns认证状态:Not Qualified
座面最大高度:5.08 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:TTL
温度等级:MILITARY端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
宽度:7.62 mmBase Number Matches:1

SN54LS374JD 数据手册

 浏览型号SN54LS374JD的Datasheet PDF文件第2页浏览型号SN54LS374JD的Datasheet PDF文件第3页浏览型号SN54LS374JD的Datasheet PDF文件第4页浏览型号SN54LS374JD的Datasheet PDF文件第5页浏览型号SN54LS374JD的Datasheet PDF文件第6页浏览型号SN54LS374JD的Datasheet PDF文件第7页 
SN54/74LS373  
SN54/74LS374  
OCTAL TRANSPARENT LATCH  
WITH 3-STATE OUTPUTS;  
OCTAL D-TYPE FLIP-FLOP  
WITH 3-STATE OUTPUT  
OCTAL TRANSPARENT LATCH  
WITH 3-STATE OUTPUTS;  
OCTAL D-TYPE FLIP-FLOP  
WITH 3-STATE OUTPUT  
The SN54/74LS373 consists of eight latches with 3-state outputs for bus  
organized system applications. The flip-flops appear transparent to the data  
(data changes asynchronously) when Latch Enable (LE) is HIGH. When LE is  
LOW, the data that meets the setup times is latched. Data appears on the bus  
when the Output Enable (OE) is LOW. When OE is HIGH the bus output is in  
the high impedance state.  
LOW POWER SCHOTTKY  
The SN54/74LS374 is a high-speed, low-power Octal D-type Flip-Flop fea-  
turing separate D-type inputs for each flip-flop and 3-state outputs for bus ori-  
entedapplications. Abuffered Clock (CP) and Output Enable (OE) is common  
to all flip-flops. The SN54/74LS374 is manufactured using advanced Low  
Power Schottky technology and is compatible with all Motorola TTL families.  
J SUFFIX  
CERAMIC  
CASE 732-03  
20  
1
Eight Latches in a Single Package  
3-State Outputs for Bus Interfacing  
Hysteresis on Latch Enable  
Edge-Triggered D-Type Inputs  
Buffered Positive Edge-Triggered Clock  
Hysteresis on Clock Input to Improve Noise Margin  
Input Clamp Diodes Limit High Speed Termination Effects  
N SUFFIX  
PLASTIC  
CASE 738-03  
20  
1
DW SUFFIX  
SOIC  
CASE 751D-03  
PIN NAMES  
LOADING (Note a)  
20  
HIGH  
LOW  
1
D D  
0
Data Inputs  
0.5 U.L.  
0.5 U.L.  
0.5 U.L.  
0.25 U.L.  
0.25 U.L.  
0.25 U.L.  
7
LE  
Latch Enable (Active HIGH) Input  
Clock (Active HIGH going edge) Input  
Output Enable (Active LOW) Input  
Outputs (Note b)  
CP  
OE  
O O  
0
0.5 U.L.  
0.25 U.L.  
ORDERING INFORMATION  
65 (25) U.L.  
15 (7.5) U.L.  
7
SN54LSXXXJ  
Ceramic  
SN74LSXXXN Plastic  
SN74LSXXXDW SOIC  
NOTES:  
a) 1 TTL Units Load (U.L.) = 40 µA HIGH/1.6 mA LOW.  
b) The Output LOW drive factor is 7.5 U.L. for Military (54) and 25 U.L. for Commercial  
(74) Temperature Ranges. The Output HIGH drive factor is 25 U.L. for Military (54) and  
65 U.L. for Commercial (74) Temperature Ranges.  
CONNECTION DIAGRAM DIP (TOP VIEW)  
SN54/74LS374  
SN54/74LS373  
NOTE:  
The Flatpak version  
has the same pinouts  
(Connection Diagram) as  
the Dual In-Line Package.  
FAST AND LS TTL DATA  
5-521  

与SN54LS374JD相关器件

型号 品牌 获取价格 描述 数据表
SN54LS374W TI

获取价格

OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS
SN54LS375 MOTOROLA

获取价格

4-BIT D LATCH
SN54LS375 TI

获取价格

4-BIT BISTABLE LATCHES
SN54LS375FK TI

获取价格

4-BIT BISTABLE LATCHES
SN54LS375J TI

获取价格

4-BIT BISTABLE LATCHES
SN54LS375J MOTOROLA

获取价格

4-BIT D LATCH
SN54LS375J-00 TI

获取价格

LS SERIES, DUAL HIGH LEVEL TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, CDIP16
SN54LS375JD MOTOROLA

获取价格

LS SERIES, DUAL HIGH LEVEL TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, CDIP16, CERAMIC, DIP-1
SN54LS375W TI

获取价格

4-BIT BISTABLE LATCHES
SN54LS375W-00 TI

获取价格

LS SERIES, DUAL HIGH LEVEL TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, CDFP16, CERAMIC, FP-16