SN54LS273

更新时间： 2024-11-23 05:05:03

品牌	Logo	应用领域
德州仪器 - TI		触发器
页数	文件大小	规格书
8页	284K
描述
OCTAL D-TYPE FLIP-FLOP WITH CLEAR

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SN54LS273 数据手册

SN54273, SN54LS273, SN74273, SN74LS273

OCTAL D-TYPE FLIP-FLOP WITH CLEAR

SDLS090 – OCTOBER 1976 – REVISED MARCH 1988

SN54273, SN74LS273 . . . J OR W PACKAGE

SN74273 . . . N PACKAGE

• Contains Eight Flip-Flops With Single-Rail

Outputs

SN74LS273 . . . DW OR N PACKAGE

(TOP VIEW)

• Buffered Clock and Direct Clear Inputs

• Individual Data Input to Each Flip-Flop

• Applications Include:

Buffer/Storage Registers

Shift Registers

CLR

Pattern Generators

16 7Q

15 6Q

description

CLK

These monolithic, positive-edge-triggered flip-

flops utilize TTL circuitry to implement D-type

flip-flop logic with a direct clear input.

GND

Information at the D inputs meeting the setup time

requirements is transferred to the Q outputs on the

positive-going edge of the clock pulse. Clock

triggering occurs at a particular voltage level and

is not directly related to the transition time of the

positive-going pulse. When the clock input is at

either the high or low level, the D input signal has

no effect ar the output.

SN54LS273 . . . FK PACKAGE

(TOP VIEW)

20 19

These flip-flops are guaranteed to respond to

clock frequencies ranging form 0 to 30 megahertz

while maximum clock frequency is typically 40

megahertz. Typical power dissipation is 39

milliwatts per flip-flop for the ′273 and 10 milliwatts

for the ′LS273.

9 10 11 12 13

†

FUNCTION TABLE

(each flip-flop)

logic symbol

INPUTS

CLR

OUTPUT

CLEAR CLOCK

CLK

↑

†

This symbol is in accordance with ANSI/IEEE Std.

91-1984 and IEC Publication 617-12.

Pin numbers shown are for the DW, J, N, and W packages.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7 8

中文翻译

下载PDF

与SN54LS273相关器件

型号	品牌	获取价格	描述	数据表
SN54LS273FK	TI	获取价格	OCTAL D-TYPE FLIP-FLOP WITH CLEAR
SN54LS273J	MOTOROLA	获取价格	OCTAL D FLIP-FLOP WITH CLEAR
SN54LS273J	TI	获取价格	具有清零端的八路 D 型触发器 \| J \| 20 \| -55 to 125
SN54LS273JD	MOTOROLA	获取价格	LS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDIP20, CERAMIC, DIP-20
SN54LS273-SP	TI	获取价格	OCTAL D-TYPE FLIP-FLOP WITH CLEAR
SN54LS275	TI	获取价格	4 BIT BY 4 BIT BINARY MULTIPLER WITH 3-STATE OUTPUTS
SN54LS275J	TI	获取价格	IC,BINARY ADDER,LS-TTL,DIP,16PIN,CERAMIC
SN54LS275J-00	TI	获取价格	SPECIALTY LOGIC CIRCUIT, CDIP16
SN54LS279	MOTOROLA	获取价格	QUAD SET-RESET LATCH
SN54LS279A	TI	获取价格	QUADRUPLE S-R LATCHES

与SN54LS273相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

36
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

28
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

56
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

53

产品中心

服务支持

精选活动

关于我们

帮助中心

SN54LS273

SN54LS273 数据手册

与SN54LS273相关器件

与SN54LS273相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN54LS273

SN54LS273 数据手册

与SN54LS273相关器件

与SN54LS273相关文章

您还可以找

您在本页遇到什么问题？