SN54LS197

更新时间： 2024-11-26 06:12:51

品牌	Logo	应用领域
摩托罗拉 - MOTOROLA		计数器
页数	文件大小	规格书
6页	93K
描述
4-STAGE PRESETTABLE RIPPLE COUNTERS

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SN54LS197 数据手册

SN54/74LS196

SN54/74LS197

4-STAGE PRESETTABLE

RIPPLE COUNTERS

TheSN54/74LS196decadecounterispartitionedintodivide-by-twoanddi-

vide-by-five sections which can be combined to count either in BCD (8, 4, 2, 1)

sequence or in a bi-quinary mode producing a 50% duty cycle output. The

SN54/74LS197 contains divide-by-two and divide-by-eight sections which

can be combined to form a modulo-16 binary counter. Low Power Schottky

technology is used to achieve typical count rates of 70 MHz and power dis-

sipation of only 80 mW.

4-STAGE PRESETTABLE

RIPPLE COUNTERS

LOW POWER SCHOTTKY

Both circuit types have a Master Reset (MR) input which overrides all other

inputs and asynchronously forces all outputs LOW. A Parallel Load input (PL)

overrides clocked operations and asynchronously loads the data on the Par-

allel Data inputs (P ) into the flip-flops. This preset feature makes the circuits

J SUFFIX

CERAMIC

CASE 632-08

usable as programmable counters. The circuits can also be used as 4-bit

latches, loading data from the Parallel Data inputs when PL is LOW and stor-

ing the data when PL is HIGH.

• Low Power Consumption — Typically 80 mW

• High Counting Rates — Typically 70 MHz

• Choice of Counting Modes — BCD, Bi-Quinary, Binary

• Asynchronous Presettable

• Asynchronous Master Reset

• Easy Multistage Cascading

N SUFFIX

PLASTIC

CASE 646-06

• Input Clamp Diodes Limit High Speed Termination Effects

CONNECTION DIAGRAM DIP (TOP VIEW)

D SUFFIX

SOIC

CASE 751A-02

NOTE:

The Flatpak version

has the same pinouts

(Connection Diagram) as

the Dual In-Line Package.

ORDERING INFORMATION

SN54LSXXXJ

Ceramic

SN74LSXXXN Plastic

SN74LSXXXD SOIC

GND

PIN NAMES

LOADING (Note a)

LOGIC SYMBOL

HIGH

LOW

1.5 U.L.

10 3 11

Clock (Active LOW Going Edge)

Input to Divide-by-Two Section

Clock (Active LOW Going Edge)

Input to Divide-by-Five Section

Clock (Active LOW Going Edge)

Input to Divide-by-Eight Section

Master Reset (Active LOW) Input

Parallel Load (Active LOW) Input

Data Inputs

1.0 U.L.

P P P

0 1 2 3

CP (LS196)

2.0 U.L.

1.0 U.L.

1.75 U.L.

0.8 U.L.

Q Q Q

0 1 2 3

CP (LS197)

1.0 U.L.

0.5 U.L.

10 U.L.

0.5 U.L.

0.25 U.L.

2 12

= PIN 14

P –P

0.25 U.L.

GND = PIN 7

Q –Q

Outputs (Notes b, c)

5 (2.5) U.L.

NOTES:

a. 1 TTL Unit Load (U.L.) = 40µA HIGH/1.6 mA LOW.

b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74)

b. Temperature Ranges.

c. In addition to loading shown, Q can also drive CP .

FAST AND LS TTL DATA

5-1

12 3 4 5 6

中文翻译

下载PDF

与SN54LS197相关器件

型号	品牌	获取价格	描述	数据表
SN54LS197FK	TI	获取价格	50/30/100-MHz [RESETTABLE DECADE OR BINARY COUNTERS/LATCHES
SN54LS197J	TI	获取价格	50/30/100-MHz [RESETTABLE DECADE OR BINARY COUNTERS/LATCHES
SN54LS197J	MOTOROLA	获取价格	4-STAGE PRESETTABLE RIPPLE COUNTERS
SN54LS197JD	MOTOROLA	获取价格	LS SERIES, ASYN NEGATIVE EDGE TRIGGERED 3-BIT UP BINARY COUNTER, CDIP14, CERAMIC, DIP-14
SN54LS197W	TI	获取价格	50/30/100-MHz [RESETTABLE DECADE OR BINARY COUNTERS/LATCHES
SN54LS197W-00	TI	获取价格	LS SERIES, ASYN NEGATIVE EDGE TRIGGERED 3-BIT UP BINARY COUNTER, CDFP14
SN54LS197W-10	TI	获取价格	LS SERIES, ASYN NEGATIVE EDGE TRIGGERED 3-BIT UP BINARY COUNTER, CDFP14
SN54LS20	MOTOROLA	获取价格	DUAL 4-INPUT NAND GATE
SN54LS20	TI	获取价格	DUAL 4-INPUT POSITIVE-NAND GATES
SN54LS20FK	TI	获取价格	DUAL 4-INPUT POSITIVE-NAND GATES

与SN54LS197相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

45
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

34
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

62
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

59

产品中心

服务支持

精选活动

关于我们

帮助中心

SN54LS197

SN54LS197 数据手册

与SN54LS197相关器件

与SN54LS197相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN54LS197

SN54LS197 数据手册

与SN54LS197相关器件

与SN54LS197相关文章

您还可以找

您在本页遇到什么问题？