SN54LS191JD

更新时间： 2024-11-19 13:13:43

品牌	Logo	应用领域
摩托罗拉 - MOTOROLA		计数器逻辑集成电路
页数	文件大小	规格书
10页	311K
描述
暂无描述

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SN54LS191JD 数据手册

SN54/74LS190

SN54/74LS191

PRESETTABLE BCD/DECADE

UP/DOWN COUNTERS

PRESETTABLE 4-BIT BINARY

UP/DOWN COUNTERS

PRESETTABLE BCD/DECADE

UP/DOWN COUNTERS

PRESETTABLE 4-BIT BINARY

UP/DOWN COUNTERS

The SN54/74LS190 is a synchronous UP/DOWN BCD Decade (8421)

Counter and the SN54/74LS191 is a synchronous UP/DOWN Modulo-16

Binary Counter. State changes of the counters are synchronous with the

LOW-to-HIGH transition of the Clock Pulse input.

LOW POWER SCHOTTKY

An asynchronous Parallel Load (PL) input overrides counting and loads the

data present on the P inputs into the flip-flops, which makes it possible to use

the circuits as programmable counters. A Count Enable (CE) input serves as

the carry/borrow input in multi-stage counters. An Up/Down Count Control

(U/D) input determines whether a circuit counts up or down. A Terminal Count

(TC) output and a Ripple Clock (RC) output provide overflow/underflow

indication and make possible a variety of methods for generating

carry/borrow signals in multistage counter applications.

J SUFFIX

CERAMIC

CASE 620-09

• Low Power . . . 90 mW Typical Dissipation

• High Speed . . . 25 MHz Typical Count Frequency

• Synchronous Counting

N SUFFIX

PLASTIC

• Asynchronous Parallel Load

• Individual Preset Inputs

CASE 648-08

• Count Enable and Up/Down Control Inputs

• Cascadable

• Input Clamp Diodes Limit High Speed Termination Effects

D SUFFIX

SOIC

CASE 751B-03

CONNECTION DIAGRAM DIP (TOP VIEW)

ORDERING INFORMATION

SN54LSXXXJ

SN74LSXXXN Plastic

SN74LSXXXD SOIC

Ceramic

NOTE:

The Flatpak version

has the same pinouts

(Connection Diagram) as

the Dual In-Line Package.

LOGIC SYMBOL

PIN NAMES

LOADING (Note a)

HIGH

LOW

U/D

Count Enable (Active LOW) Input

1.5 U.L.

0.5 U.L.

10 U.L.

0.7 U.L.

0.25 U.L.

5 (2.5) U.L.

Clock Pulse (Active HIGH going edge) Input

Up/Down Count Control Input

Parallel Load Control (Active LOW) Input

Parallel Data Inputs

Flip-Flop Outputs (Note b)

Ripple Clock Output (Note b)

Terminal Count Output (Note b)

NOTES:

a. 1 TTL Unit Load (U.L.) = 40 µA HIGH/1.6 mA LOW.

b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74)

b. Temperature Ranges.

FAST AND LS TTL DATA

5-341

12 3 4 5 6 7...10

中文翻译

下载PDF

与SN54LS191JD相关器件

型号	品牌	获取价格	描述	数据表
SN54LS191W	MOTOROLA	获取价格	Binary Counter, Synchronous, Bidirectional, TTL, CDFP16
SN54LS191W	TI	获取价格	暂无描述
SN54LS191W-00	TI	获取价格	LS SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, CDFP16
SN54LS191W-10	TI	获取价格	IC LS SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, CDFP16, Coun
SN54LS192	MOTOROLA	获取价格	PRESETTABLE BCD/DECADE UP/DOWN COUNTER PRESETTABLE 4-BIT BINARY UP/DOWN COUNTER
SN54LS192	TI	获取价格	SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)
SN54LS192FK	TI	获取价格	SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)
SN54LS192J	MOTOROLA	获取价格	PRESETTABLE BCD/DECADE UP/DOWN COUNTER PRESETTABLE 4-BIT BINARY UP/DOWN COUNTER
SN54LS192J	ONSEMI	获取价格	PRESETTABLE BCD/DECADE UP/DOWN COUNTER PRESETTABLE 4-BIT BINARY UP/DOWN COUNTER
SN54LS192J	TI	获取价格	SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)

与SN54LS191JD相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

23
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

15
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

45
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

45

产品中心

服务支持

精选活动

关于我们

帮助中心

SN54LS191JD

SN54LS191JD 数据手册

与SN54LS191JD相关器件

与SN54LS191JD相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN54LS191JD

SN54LS191JD 数据手册

与SN54LS191JD相关器件

与SN54LS191JD相关文章

您还可以找

您在本页遇到什么问题？