5秒后页面跳转
SN54LS112A PDF预览

SN54LS112A

更新时间: 2024-11-05 23:03:03
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 触发器
页数 文件大小 规格书
4页 150K
描述
DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

SN54LS112A 数据手册

 浏览型号SN54LS112A的Datasheet PDF文件第2页浏览型号SN54LS112A的Datasheet PDF文件第3页浏览型号SN54LS112A的Datasheet PDF文件第4页 
SN54/74LS112A  
DUAL JK NEGATIVE  
EDGE-TRIGGERED FLIP-FLOP  
The SN54/74LS112A dual JK flip-flop features individual J, K, clock, and  
asynchronous set and clear inputs to each flip-flop. When the clock goes  
HIGH, the inputs are enabled and data will be accepted. The logic level of the  
J and K inputs may be allowed to change when the clock pulse is HIGH and  
thebistablewillperformaccordingtothetruthtableaslongasminimumset-up  
and hold time are observed. Input data is transferred to the outputs on the  
negative-going edge of the clock pulse.  
DUAL JK NEGATIVE  
EDGE-TRIGGERED FLIP-FLOP  
LOW POWER SCHOTTKY  
LOGIC DIAGRAM (Each Flip-Flop)  
J SUFFIX  
CERAMIC  
CASE 620-09  
16  
1
N SUFFIX  
PLASTIC  
CASE 648-08  
16  
1
D SUFFIX  
SOIC  
CASE 751B-03  
16  
1
ORDERING INFORMATION  
SN54LSXXXJ Ceramic  
SN74LSXXXN Plastic  
SN74LSXXXD SOIC  
MODE SELECT — TRUTH TABLE  
INPUTS  
OUTPUTS  
OPERATING MODE  
S
D
C
J
K
Q
Q
D
Set  
L
H
L
H
H
H
H
H
L
L
H
H
H
H
X
X
X
h
l
X
X
X
h
h
l
H
L
H
q
L
H
q
L
H
H
q
H
L
LOGIC SYMBOL  
Reset (Clear)  
*Undetermined  
Toggle  
Load “0” (Reset)  
Load “1” (Set)  
Hold  
h
l
l
q
* BothoutputswillbeHIGHwhilebothS andC areLOW,buttheoutputstates  
D
D
are unpredictable if S and C go HIGH simultaneously.  
D
D
H, h = HIGH Voltage Level  
L, I = LOW Voltage Level  
X = Don’t Care  
l, h (q) = Lower case letters indicate the state of the referenced input (or output)  
l, h (q) = one set-up time prior to the HIGH to LOW clock transition.  
FAST AND LS TTL DATA  
5-185  

与SN54LS112A相关器件

型号 品牌 获取价格 描述 数据表
SN54LS112A_15 TI

获取价格

DUAL J-K NEGATIVE-EDGE TRIGGERED FLIP-FLOPS
SN54LS112AFK TI

获取价格

DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
SN54LS112AFKR TI

获取价格

LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CQCC20
SN54LS112AJ TI

获取价格

DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
SN54LS112AJ-00 TI

获取价格

LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16, CERAM
SN54LS112AJD MOTOROLA

获取价格

J-K Flip-Flop, LS Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, TT
SN54LS112AJS MOTOROLA

获取价格

J-K Flip-Flop, 2-Func, Negative Edge Triggered, TTL, CDIP16
SN54LS112AJS ROCHESTER

获取价格

J-K Flip-Flop
SN54LS112AW TI

获取价格

DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
SN54LS112AW MOTOROLA

获取价格

J-K Flip-Flop, 2-Func, Negative Edge Triggered, TTL, CDFP16